Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Also fuzz OCLK and OCLKB inputs to the ISERDESE2. Fix typo. #1830

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Also fuzz OCLK and OCLKB inputs to the ISERDESE2. Fix typo. #1830

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
18 changes: 13 additions & 5 deletions fuzzers/035b-iob-iserdes/top.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -172,6 +172,10 @@ def run():
input wire clk1,
(* CLOCK_BUFFER_TYPE = "NONE" *)
input wire clk2,
(* CLOCK_BUFFER_TYPE = "NONE" *)
input wire clk3,
(* CLOCK_BUFFER_TYPE = "NONE" *)
input wire clk4,
input wire ce,
input wire rst,
input wire [{N}:0] di,
Expand Down Expand Up @@ -225,11 +229,13 @@ def run():
print('OBUF obuf_%03d (.I(do_buf[%3d]), .O(do[%3d]));' % (i, i, i))

clk1_conn = random.choice(["clk1", ""])
clk3_conn = random.choice(["clk3", ""])
clk4_conn = random.choice(["clk4", ""])

param_str = ",".join(".%s(%s)" % (k, v) for k, v in params.items())
print(
'ilogic_single #(%s) ilogic_%03d (.clk1(%s), .clk2(clk2), .ce(ce), .rst(rst), .I(di_buf[%3d]), .O(do_buf[%3d]));'
% (param_str, i, clk1_conn, i, i))
'ilogic_single #(%s) ilogic_%03d (.clk1(%s), .clk2(clk2), .clk3(%s), .clk4(%s), .ce(ce), .rst(rst), .I(di_buf[%3d]), .O(do_buf[%3d]));'
% (param_str, i, clk1_conn, clk3_conn, clk4_conn, i, i))

params["CHAINED"] = 0
params["TILE_NAME"] = tile_name
Expand Down Expand Up @@ -277,6 +283,8 @@ def run():
module ilogic_single(
input wire clk1,
input wire clk2,
input wire clk3,
input wire clk4,
input wire ce,
input wire rst,
input wire I,
Expand Down Expand Up @@ -384,7 +392,7 @@ def run():
.IOBDELAY(IOBDELAY),
.OFB_USED(OFB_USED)
)
isedres
iserdes
(
.D(I),
.DDLY(),
Expand All @@ -395,8 +403,8 @@ def run():
.DYNCLKSEL(),
.CLK(clk1),
.CLKB(clk2),
.OCLK(),
.OCLKB(),
.OCLK(clk3),
.OCLKB(clk4),
.DYNCLKDIVSEL(),
.CLKDIV(),
.CLKDIVP(),
Expand Down