Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Verilog: grammar rules in section A.4.2 generated instantiation #215

Merged
merged 1 commit into from
Dec 1, 2023
Merged

Verilog: grammar rules in section A.4.2 generated instantiation #215

merged 1 commit into from
Dec 1, 2023

Conversation

kroening
Copy link
Member

@kroening kroening commented Dec 1, 2023

This re-sorts and renames the rules in section A.4.2 Generated instantiation to match those in the System Verilog standard 1800-2017.

@kroening
Verilog: grammar rules in section A.4.2 generated instantiation
0a8d993 
This re-sorts and renames the rules in section A.4.2 Generated instantiation
to match those in the System Verilog standard 1800-2017.
@kroening kroening marked this pull request as ready for review December 1, 2023 20:31
@tautschnig tautschnig merged commit a4dab52 into main Dec 1, 2023
4 checks passed
@tautschnig tautschnig deleted the verilog-A-4-2 branch December 1, 2023 23:46
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@kroening @tautschnig