Verilog: stick statement label onto assert/assume/cover

Verilog: stick statement label onto assert/assume/cover #864