Verilog: normalize ##[i:$]
#849
syntax-checks.yaml
on: pull_request
check-clang-format
56s
##[i:$]
#849