Skip to content
Syntactic checks

Verilog: fix nested hierarchical identifiers #86

Sign in to view logs

Verilog: fix nested hierarchical identifiers

Verilog: fix nested hierarchical identifiers #86

Triggered via pull request December 6, 2023 00:45
@kroeningkroening
opened #254
hierarchical_identifiers2
Status Success
Total duration 1m 28s
Artifacts –

syntax-checks.yaml

on: pull_request
check-clang-format
1m 18s
check-clang-format
Fit to window
Zoom out
Zoom in