Skip to content

Commit

Permalink
Merge pull request #1274 from hzeller/20220317-fix-typos
Browse files Browse the repository at this point in the history
Fix a couple of typos.
  • Loading branch information
hzeller authored Mar 18, 2022
2 parents b283e55 + dcc3732 commit a080c25
Show file tree
Hide file tree
Showing 2 changed files with 3 additions and 3 deletions.
4 changes: 2 additions & 2 deletions common/analysis/file_analyzer_test.cc
Original file line number Diff line number Diff line change
Expand Up @@ -205,7 +205,7 @@ TEST(FileAnalyzerTest, TokenErrorMessageDifferentLine) {
analyzer.ExtractLinterTokenErrorDetail(
{error_token, AnalysisPhase::kParsePhase},
[](const std::string& filename, LineColumnRange range,
ErrorSeverity serverity, AnalysisPhase phase,
ErrorSeverity severity, AnalysisPhase phase,
absl::string_view token_text, absl::string_view context_line,
const std::string& message) {
EXPECT_EQ(filename, "hello.txt");
Expand Down Expand Up @@ -283,7 +283,7 @@ TEST(FileAnalyzerTest, TokenErrorMessageEOFWithContext) {
analyzer.ExtractLinterTokenErrorDetail(
{error_token, AnalysisPhase::kParsePhase},
[](const std::string& filename, LineColumnRange range,
ErrorSeverity serverity, AnalysisPhase phase,
ErrorSeverity severity, AnalysisPhase phase,
absl::string_view token_text, absl::string_view context_line,
const std::string& message) {
EXPECT_EQ(filename, "unbalanced.txt");
Expand Down
2 changes: 1 addition & 1 deletion verilog/analysis/verilog_analyzer.cc
Original file line number Diff line number Diff line change
Expand Up @@ -247,7 +247,7 @@ absl::Status VerilogAnalyzer::Analyze() {
#if 0
// For now, don't surface macro warnings yet in the output, as the
// preprocessor does not yet work with `ifdef branches and thus would
// report redifinitions in common situations such as these
// report redefinitions in common situations such as these
// `ifdef FOO
// `define BAR "x"
// `else
Expand Down

0 comments on commit a080c25

Please sign in to comment.