This repository contains all versions of the the Accellera Standard Universal Verification Methodology, for use as a submodule by projects requiring UVM for any simulator including Verilator.
For installation etc, please see the Accelera README.
This is intended for use by:
-
Any project desiring UVM as a submodule.
-
All projects using UVM with Verilator. Note Verilator UVM support is still in development.
-
The SymbiFlow sv-tests project.
This repository is hosted at https://github.com/chipsalliance/uvm-verilator.
The repository code was downloaded from Accellera Standard Universal Verification Methodology Downloads.
It also contains modifications for Verilator. All such modifications have appropriate `ifdef annotations, and once proven are expected to be fed upstream into future new Accellera releases.
GIT tags may be used to select the UVM version of interest:
- master: default branch. Includes "stable" plus any released but potentially unstable features.
- stable: most recent stable release. Currently points to "v2017-1.0".
- standard: most recent Accellera standard release. Currently points to "v2017-1.0".
- v2017-1.0: Accellera release 2018-11.
- v2017-0.9: Accellera release 2018-06.
- v1.2: Accellera release 2014-06.
- v1.1d: Accellera release 2013-03.
- v1.1c: Accellera release 2012-11.
- v1.1b: Accellera release 2012-05.
- v1.1a: Accellera release 2011-12.
- v1.0p1: Accellera release 2011-02.
SPDX-License-Identifier: Apache-2.0
Copyright 2011-2017 Accellera
Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.