Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[rtl] refactor mask unit. #788

Merged
merged 6 commits into from
Nov 17, 2024
Merged

[rtl] refactor mask unit. #788

merged 6 commits into from
Nov 17, 2024

Conversation

qinjun-li
Copy link
Contributor

No description provided.

@qinjun-li qinjun-li force-pushed the mask-unit branch 4 times, most recently from 4be97be to edeaf74 Compare September 27, 2024 07:24
@qinjun-li qinjun-li force-pushed the mask-unit branch 4 times, most recently from 176c09d to b146758 Compare October 9, 2024 10:41
@qinjun-li qinjun-li force-pushed the mask-unit branch 6 times, most recently from 8f491b2 to e4bf1cb Compare October 17, 2024 06:20
@sequencer sequencer force-pushed the mask-unit branch 2 times, most recently from 66d6994 to a288353 Compare October 20, 2024 10:39
@qinjun-li qinjun-li force-pushed the mask-unit branch 2 times, most recently from 08e8e31 to 4df82a0 Compare October 22, 2024 08:12
@qinjun-li qinjun-li force-pushed the mask-unit branch 4 times, most recently from 2319671 to f45a7e7 Compare November 1, 2024 03:42
val stageClear: Bool = IO(Output(Bool()))

val stageClearVec: Seq[Bool] = in.zipWithIndex.map { case (req, index) =>
val reqQueue = Queue(req, 4)
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Use DWBB queue

val readData = readResult(index)
val res = out(index)

val WaitReadQueue: Queue[BitLevelWriteRequest] = Module(new Queue(chiselTypeOf(req.bits), readVRFLatency))
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Use DWBB queue

@qinjun-li qinjun-li force-pushed the mask-unit branch 5 times, most recently from f5dff9f to d038fc2 Compare November 3, 2024 09:20
@qinjun-li qinjun-li force-pushed the mask-unit branch 4 times, most recently from 1619791 to 6c9b3e9 Compare November 7, 2024 07:35
@Avimitin Avimitin force-pushed the mask-unit branch 2 times, most recently from 03438a0 to 28537a4 Compare November 8, 2024 09:36
@sequencer sequencer force-pushed the mask-unit branch 2 times, most recently from 1dd9602 to 90f1e05 Compare November 9, 2024 19:48
@qinjun-li qinjun-li force-pushed the mask-unit branch 8 times, most recently from f78c202 to 59443ac Compare November 16, 2024 07:02
@sequencer sequencer force-pushed the mask-unit branch 2 times, most recently from 7893ee1 to b8cca6f Compare November 17, 2024 13:20
@sequencer sequencer closed this Nov 17, 2024
@sequencer sequencer reopened this Nov 17, 2024
qinjun-li and others added 4 commits November 17, 2024 21:30
Report CI result at final step might fail when RTL changes causing
online driver to fail. And developers might find it hard to get a list
of fail tests list to get fixed. This commit move the report step at
running stage.

Signed-off-by: Avimitin <[email protected]>
@sequencer sequencer merged commit ec149cc into master Nov 17, 2024
@sequencer sequencer deleted the mask-unit branch November 17, 2024 14:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants