Skip to content

Commit

Permalink
[t1rocket] fix wait and write in same cycle bug
Browse files Browse the repository at this point in the history
  • Loading branch information
Clo91eaf committed Aug 24, 2024
1 parent dcb60c9 commit ae8daa5
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion t1rocketemu/src/TestBench.scala
Original file line number Diff line number Diff line change
Expand Up @@ -183,7 +183,7 @@ class TestBench(generator: SerializableModuleGenerator[T1RocketTile, T1RocketTil
)
)

when(rocketProbe.waitWen && !rocketProbe.isVector && rocketProbe.waitWaddr =/= 0.U)( // should this judge vector?
when(rocketProbe.waitWen && !rocketProbe.isVector && rocketProbe.waitWaddr =/= 0.U && !rocketProbe.rfWen)(
printf(
cf"""{"event":"RegWriteWait","idx":${rocketProbe.waitWaddr},"cycle":${simulationTime}}\n"""
)
Expand Down

0 comments on commit ae8daa5

Please sign in to comment.