Skip to content

Commit

Permalink
[t1rocketemu] add ProfData module
Browse files Browse the repository at this point in the history
  • Loading branch information
FanShupei committed Sep 10, 2024
1 parent 805d53e commit 7ed4df4
Showing 1 changed file with 8 additions and 0 deletions.
8 changes: 8 additions & 0 deletions t1rocketemu/src/TestBench.scala
Original file line number Diff line number Diff line change
Expand Up @@ -11,6 +11,7 @@ import chisel3.util.{HasExtModuleInline, Mux1H, PopCount, Queue, UIntToOH, Valid
import org.chipsalliance.amba.axi4.bundle._
import org.chipsalliance.t1.t1rocketemu.dpi._
import org.chipsalliance.t1.tile.{T1RocketTile, T1RocketTileParameter}
import org.chipsalliance.t1.rtl.T1Probe

class TestBench(generator: SerializableModuleGenerator[T1RocketTile, T1RocketTileParameter])
extends RawModule
Expand Down Expand Up @@ -326,4 +327,11 @@ class TestBench(generator: SerializableModuleGenerator[T1RocketTile, T1RocketTil
when(quitFlag && t1Probe.idle && rocketProbe.idle) {
stop(cf"""{"event":"SimulationEnd", "cycle":${simulationTime}}\n""")
}

val profData = Module(new Module {
override def desiredName: String = "ProfData"
val probe = IO(Input(new T1Probe(generator.parameter.t1Parameter)))
dontTouch(probe)
})
profData.probe := t1Probe
}

0 comments on commit 7ed4df4

Please sign in to comment.