fix elabo

chipsalliance · Oct 14, 2024 · 5c0a3e7 · 5c0a3e7
1 parent dde4a1c
commit 5c0a3e7
Show file tree

Hide file tree

Showing 3 changed files with 2 additions and 3 deletions.
diff --git a/elaborator/src/t1emu/Testbench.scala b/elaborator/src/t1emu/Testbench.scala
@@ -47,7 +47,6 @@ object Testbench extends SerializableModuleElaborator {
         vlen.toInt
       }.get
 
-      if (zvbb) require(vfuInstantiateParameter == "zvbb")
       T1Parameter(
         dLen,
         extensions,

diff --git a/elaborator/src/t1rocket/T1RocketTile.scala b/elaborator/src/t1rocket/T1RocketTile.scala
@@ -87,7 +87,7 @@ object T1RocketTile extends SerializableModuleElaborator {
       }.get
       val fp   = instructionSets.contains("zve32f")
       val zvbb = instructionSets.contains("zvbb")
-      if (zvbb) require(vfuInstantiateParameter == "zvbb")
+
       T1RocketTileParameter(
         instructionSets: Seq[String],
         cacheBlockBytes: Int,

diff --git a/elaborator/src/t1rocketemu/Testbench.scala b/elaborator/src/t1rocketemu/Testbench.scala
@@ -88,7 +88,7 @@ object T1RocketTile extends SerializableModuleElaborator {
       }.get
       val fp   = instructionSets.contains("zve32f")
       val zvbb = instructionSets.contains("zvbb")
-      if (zvbb) require(vfuInstantiateParameter == "zvbb")
+
       T1RocketTileParameter(
         instructionSets: Seq[String],
         cacheBlockBytes: Int,