Skip to content
main

Patch yosys-config to report accurate paths #5323

Sign in to view logs

Patch yosys-config to report accurate paths

Patch yosys-config to report accurate paths #5323

Triggered via pull request November 27, 2023 23:33
@aWZHY0yQH81uOYvHaWZHY0yQH81uOYvH
synchronize #2167
aWZHY0yQH81uOYvH:patch-yosys-config
Status Success
Total duration 1h 37m 29s
Artifacts 22

main.yml

on: pull_request
Matrix: build-binaries
Build sv2v
1m 24s
Build sv2v
Emit Workflow Info
0s
Emit Workflow Info
Style check
1m 22s
Style check
Test "Installation from source" from README
49m 43s
Test "Installation from source" from README
Upload GHA event file
3s
Upload GHA event file
Parsing Tests  /  SystemVerilog Plugin
30m 14s
Parsing Tests / SystemVerilog Plugin
Matrix: Large Designs Tests / opentitan_parse_report
Large Designs Tests  /  Ibex (Vivado synthesis)
6m 3s
Large Designs Tests / Ibex (Vivado synthesis)
Large Designs Tests  /  Ibex (F4PGA synthesis)
10m 37s
Large Designs Tests / Ibex (F4PGA synthesis)
Large Designs Tests  /  Opentitan 9d82960888 (synthesis)
37m 44s
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Large Designs Tests  /  Opentitan (synthesis)
1h 28m
Large Designs Tests / Opentitan (synthesis)
Large Designs Tests  /  VeeR-EH1 (synthesis)
6m 12s
Large Designs Tests / VeeR-EH1 (synthesis)
Large Designs Tests  /  Black Parrot (AMD (Xilinx) FPGA synthesis)
20m 54s
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)
Large Designs Tests  /  Black Parrot (ASIC synthesis)
1h 9m
Large Designs Tests / Black Parrot (ASIC synthesis)
Parsing Tests  /  Surelog
22m 18s
Parsing Tests / Surelog
Diff generated BSG Micro Designs tests  /  Parse and diff BSG Micro Designs
9m 5s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Test With Packaged Yosys
2m 6s
Test With Packaged Yosys
Test With Bundled Yosys
2m 45s
Test With Bundled Yosys
Matrix: Formal Verification Tests / tests-formal-verification
Parsing Tests  /  Generate AST diff
0s
Parsing Tests / Generate AST diff
Parsing Tests  /  Summary Generation
1m 19s
Parsing Tests / Summary Generation
Formal Verification Tests  /  Passlist Check
1m 8s
Formal Verification Tests / Passlist Check
Release Package
0s
Release Package
Release Package Installation Test
0s
Release Package Installation Test
Fit to window
Zoom out
Zoom in

Annotations

4 warnings
Upload GHA event file
The following actions uses node12 which is deprecated and will be forced to run on node16: actions/upload-artifact@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/
Large Designs Tests / VeeR-EH1 (synthesis)
No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Some generated tests differ from the reference or were not generated at all. Check the test statuses in the workflow summary or `bsg_micro_designs_summary.md` in the artifacts.
Large Designs Tests / Black Parrot (ASIC synthesis)
No files were found with the provided path: build third_party/OpenROAD-flow-scripts/logs third_party/OpenROAD-flow-scripts/reports third_party/OpenROAD-flow-scripts/results. No artifacts will be uploaded.

Artifacts

Produced during runtime
Name Size
binaries Expired
126 MB
binaries-asan Expired
1.01 GB
binaries-debian Expired
126 MB
bp_e_bp_unicore_cfg.edif Expired
128 MB
bsg-logs Expired
85.8 MB
bsg-outputs Expired
6.99 MB
event.json Expired
35.8 KB
formal-verification-logs Expired
629 MB
formal-verification-tests-list Expired
53.4 KB
lowrisc_ibex_top_artya7_surelog_0.1.bit Expired
2.09 MB
lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1.edif Expired
222 MB
lowrisc_systems_top_earlgrey_nexysvideo_0.1.bit Expired
9.28 MB
opentitan-logs-full Expired
165 MB
opentitan-logs-quick Expired
39.2 MB
parsing_read-systemverilog_logs Expired
14.7 MB
parsing_read-systemverilog_yosys-sv Expired
307 KB
parsing_read-uhdm_logs Expired
14.6 MB
parsing_read-uhdm_yosys-sv Expired
304 KB
parsing_test-results Expired
20.1 KB
plots Expired
23 MB
sv2v Expired
8.3 MB
top_artya7.bit Expired
2.09 MB