Skip to content
main

Build(deps): Bump third_party/ibex from 87dfd07 to c37edf5 #5318

Sign in to view logs

Build(deps): Bump third_party/ibex from 87dfd07 to c37edf5

Build(deps): Bump third_party/ibex from 87dfd07 to c37edf5 #5318

Triggered via pull request November 27, 2023 07:16
@dependabotdependabot[bot]
opened #2168
dependabot/submodules/third_party/ibex-c37edf5
Status Failure
Total duration 1h 33m 9s
Artifacts 20

main.yml

on: pull_request
Matrix: build-binaries
Build sv2v
1m 35s
Build sv2v
Emit Workflow Info
0s
Emit Workflow Info
Style check
1m 26s
Style check
Test "Installation from source" from README
55m 21s
Test "Installation from source" from README
Upload GHA event file
3s
Upload GHA event file
Parsing Tests  /  SystemVerilog Plugin
28m 54s
Parsing Tests / SystemVerilog Plugin
Matrix: Large Designs Tests / opentitan_parse_report
Large Designs Tests  /  Ibex (Vivado synthesis)
2m 13s
Large Designs Tests / Ibex (Vivado synthesis)
Large Designs Tests  /  Ibex (F4PGA synthesis)
4m 31s
Large Designs Tests / Ibex (F4PGA synthesis)
Large Designs Tests  /  Opentitan 9d82960888 (synthesis)
40m 19s
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Large Designs Tests  /  Opentitan (synthesis)
1h 24m
Large Designs Tests / Opentitan (synthesis)
Large Designs Tests  /  VeeR-EH1 (synthesis)
6m 11s
Large Designs Tests / VeeR-EH1 (synthesis)
Large Designs Tests  /  Black Parrot (AMD (Xilinx) FPGA synthesis)
24m 10s
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)
Large Designs Tests  /  Black Parrot (ASIC synthesis)
1h 10m
Large Designs Tests / Black Parrot (ASIC synthesis)
Parsing Tests  /  Surelog
21m 38s
Parsing Tests / Surelog
Diff generated BSG Micro Designs tests  /  Parse and diff BSG Micro Designs
9m 10s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Test With Packaged Yosys
1m 59s
Test With Packaged Yosys
Matrix: Formal Verification Tests / tests-formal-verification
Parsing Tests  /  Generate AST diff
4m 30s
Parsing Tests / Generate AST diff
Parsing Tests  /  Summary Generation
1m 3s
Parsing Tests / Summary Generation
Formal Verification Tests  /  Passlist Check
1m 33s
Formal Verification Tests / Passlist Check
Release Package
0s
Release Package
Release Package Installation Test
0s
Release Package Installation Test
Fit to window
Zoom out
Zoom in

Annotations

2 errors and 4 warnings
Large Designs Tests / Ibex (Vivado synthesis)
Process completed with exit code 2.
Large Designs Tests / Ibex (F4PGA synthesis)
Process completed with exit code 2.
Upload GHA event file
The following actions uses node12 which is deprecated and will be forced to run on node16: actions/upload-artifact@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/
Large Designs Tests / VeeR-EH1 (synthesis)
No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Some generated tests differ from the reference or were not generated at all. Check the test statuses in the workflow summary or `bsg_micro_designs_summary.md` in the artifacts.
Large Designs Tests / Black Parrot (ASIC synthesis)
No files were found with the provided path: build third_party/OpenROAD-flow-scripts/logs third_party/OpenROAD-flow-scripts/reports third_party/OpenROAD-flow-scripts/results. No artifacts will be uploaded.

Artifacts

Produced during runtime
Name Size
binaries Expired
126 MB
binaries-asan Expired
1.01 GB
binaries-debian Expired
126 MB
bp_e_bp_unicore_cfg.edif Expired
128 MB
bsg-logs Expired
85.8 MB
bsg-outputs Expired
6.99 MB
event.json Expired
31.7 KB
formal-verification-logs Expired
618 MB
formal-verification-tests-list Expired
53.4 KB
lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1.edif Expired
221 MB
lowrisc_systems_top_earlgrey_nexysvideo_0.1.bit Expired
9.28 MB
opentitan-logs-full Expired
165 MB
opentitan-logs-quick Expired
39.2 MB
parsing_read-systemverilog_logs Expired
14.7 MB
parsing_read-systemverilog_yosys-sv Expired
307 KB
parsing_read-uhdm_logs Expired
14.6 MB
parsing_read-uhdm_yosys-sv Expired
304 KB
parsing_test-results Expired
20.1 KB
plots Expired
22.5 MB
sv2v Expired
8.3 MB