Skip to content

Fix enum item redeclaration error on reimport #4925

Fix enum item redeclaration error on reimport

Fix enum item redeclaration error on reimport #4925

Triggered via pull request September 25, 2023 19:41
Status Failure
Total duration 2h 43m 2s
Artifacts 19
This run and associated checks have been archived and are scheduled for deletion. Learn more about checks retention

main.yml

on: pull_request
Matrix: build-binaries
Emit Workflow Info
0s
Emit Workflow Info
Style check
1m 9s
Style check
Upload GHA event file
6s
Upload GHA event file
Parsing Tests  /  SystemVerilog Plugin
31m 11s
Parsing Tests / SystemVerilog Plugin
Matrix: Large Designs Tests / opentitan_parse_report
Large Designs Tests  /  Ibex (Vivado synthesis)
6m 12s
Large Designs Tests / Ibex (Vivado synthesis)
Large Designs Tests  /  Ibex (F4PGA synthesis)
11m 55s
Large Designs Tests / Ibex (F4PGA synthesis)
Large Designs Tests  /  Opentitan 9d82960888 (synthesis)
0s
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Large Designs Tests  /  Opentitan (synthesis)
2h 11m
Large Designs Tests / Opentitan (synthesis)
Large Designs Tests  /  VeeR-EH1 (synthesis)
6m 18s
Large Designs Tests / VeeR-EH1 (synthesis)
Large Designs Tests  /  Black Parrot (synthesis)
28m 53s
Large Designs Tests / Black Parrot (synthesis)
Diff generated BSG Micro Designs tests  /  Parse and diff BSG Micro Designs
9m 8s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Matrix: Formal Verification Tests / tests-formal-verification
Parsing Tests  /  Generate AST diff
0s
Parsing Tests / Generate AST diff
Parsing Tests  /  Summary Generation
1m 17s
Parsing Tests / Summary Generation
Formal Verification Tests  /  Passlist Check
1m 6s
Formal Verification Tests / Passlist Check
Release Package
0s
Release Package
Release Package Installation Test
0s
Release Package Installation Test
Fit to window
Zoom out
Zoom in

Annotations

5 errors and 4 warnings
Formal Verification Tests / simple
Process completed with exit code 2.
Formal Verification Tests / sv2v
Process completed with exit code 3.
Parsing Tests / Surelog
Process completed with exit code 1.
Large Designs Tests / Black Parrot (synthesis)
Process completed with exit code 2.
Parsing Tests / SystemVerilog Plugin
Process completed with exit code 1.
Upload GHA event file
The following actions uses node12 which is deprecated and will be forced to run on node16: actions/upload-artifact@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/
Large Designs Tests / VeeR-EH1 (synthesis)
No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Some generated tests differ from the reference or were not generated at all. Check the test statuses in the workflow summary or `bsg_micro_designs_summary.md` in the artifacts.
Large Designs Tests / Black Parrot (synthesis)
[Mon Sep 25 22:20:43 2023] Out of memory: Killed process 8912 (yosys) total-vm:15692188kB, anon-rss:15653764kB, file-rss:0kB, shmem-rss:0kB, UID:0 pgtables:30740kB oom_score_adj:0

Artifacts

Produced during runtime
Name Size
binaries Expired
205 MB
binaries-asan Expired
1.3 GB
bsg-logs Expired
80.9 MB
bsg-outputs Expired
6.99 MB
event.json Expired
27.9 KB
formal-verification-logs Expired
678 MB
formal-verification-tests-list Expired
53.2 KB
lowrisc_ibex_top_artya7_surelog_0.1.bit Expired
2.09 MB
lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1.edif Expired
272 MB
opentitan-logs-full Expired
166 MB
opentitan-logs-quick Expired
39.6 MB
parsing_read-systemverilog_logs Expired
14.5 MB
parsing_read-systemverilog_yosys-sv Expired
325 KB
parsing_read-uhdm_logs Expired
14.4 MB
parsing_read-uhdm_yosys-sv Expired
322 KB
parsing_test-results Expired
19.8 KB
plots Expired
29.3 MB
sv2v Expired
8.3 MB
top_artya7.bit Expired
2.09 MB