main

Build(deps): Bump third_party/black_parrot_tools from `7aa025b` to `efd2476` #6066

Job	Run time
Emit Workflow Info	0s
Style check	1m 44s
Build Synlig Release	4m 40s
Build Plugin	4m 5s
Build tools	11m 7s
Build Synlig (ASAN)	7m 36s
Verify README Correctness (Installation From Sources)	45m 2s
Build Package	4m 38s
Build PySynlig	9m 53s
Large Designs Tests / Ibex (Vivado synthesis)	6m 13s
Large Designs Tests / Opentitan 9d82960888 (synthesis)	34m 9s
Large Designs Tests / Ibex (F4PGA synthesis)	11m 29s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs	6m 15s
Large Designs Tests / Black Parrot (ASIC synthesis)	41m 14s
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)	16m 23s
Large Designs Tests / Opentitan parsing (full/top-down)	11m 51s
Large Designs Tests / Opentitan (synthesis)	59m 32s
Large Designs Tests / Opentitan parsing (quick)	5m 6s
Large Designs Tests / VeeR-EH1 (synthesis)	5m 50s
Large Designs Tests / Black Parrot (AMD (Xilinx) with PySynlig)	40m 17s
Parsing Tests / Test read_systemverilog release	4m 24s
Parsing Tests / Test read_uhdm release	4m 3s
Parsing Tests / Test read_systemverilog plugin	4m 25s
Parsing Tests / Test read_uhdm plugin	4m 14s
Parsing Tests / Test read_systemverilog asan	35m 35s
Parsing Tests / Test read_uhdm asan	26m 1s
Formal Verification Tests / simple	17m 31s
Formal Verification Tests / sv2v	17m 42s
Formal Verification Tests / yosys	14m 35s
Parsing Tests / Summary Generation	1m 23s
Parsing Tests / Generate AST diff	1m 36s
Release Package	0s
Verify README Correctness (Download And Run Release)	0s
	7h 38m 33s

Provide feedback