Skip to content

Build(deps): Bump third_party/black_parrot_sdk from f92dc46 to 7da2382 #6062

Build(deps): Bump third_party/black_parrot_sdk from f92dc46 to 7da2382

Build(deps): Bump third_party/black_parrot_sdk from f92dc46 to 7da2382 #6062

Triggered via pull request November 25, 2024 07:36
Status Success
Total duration 58m 6s
Artifacts 49

main.yml

on: pull_request
Matrix: build-binaries
Emit Workflow Info
0s
Emit Workflow Info
Style check
1m 42s
Style check
Verify README Correctness (Installation From Sources)
40m 40s
Verify README Correctness (Installation From Sources)
Matrix: Large Designs Tests / opentitan_parse_report
Matrix: Parsing Tests / parsing-tests
Large Designs Tests  /  Ibex (Vivado synthesis)
6m 14s
Large Designs Tests / Ibex (Vivado synthesis)
Large Designs Tests  /  Ibex (F4PGA synthesis)
11m 46s
Large Designs Tests / Ibex (F4PGA synthesis)
Large Designs Tests  /  Opentitan 9d82960888 (synthesis)
33m 45s
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Large Designs Tests  /  Opentitan (synthesis)
49m 21s
Large Designs Tests / Opentitan (synthesis)
Large Designs Tests  /  VeeR-EH1 (synthesis)
5m 10s
Large Designs Tests / VeeR-EH1 (synthesis)
Large Designs Tests  /  Black Parrot (AMD (Xilinx) FPGA synthesis)
14m 13s
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)
Large Designs Tests  /  Black Parrot (ASIC synthesis)
40m 38s
Large Designs Tests / Black Parrot (ASIC synthesis)
Large Designs Tests  /  Black Parrot (AMD (Xilinx) with PySynlig)
39m 40s
Large Designs Tests / Black Parrot (AMD (Xilinx) with PySynlig)
Diff generated BSG Micro Designs tests  /  Parse and diff BSG Micro Designs
6m 42s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Matrix: Formal Verification Tests / tests-formal-verification
Parsing Tests  /  Generate AST diff
1m 47s
Parsing Tests / Generate AST diff
Parsing Tests  /  Summary Generation
1m 51s
Parsing Tests / Summary Generation
Release Package
0s
Release Package
Verify README Correctness (Download And Run Release)
0s
Verify README Correctness (Download And Run Release)
Fit to window
Zoom out
Zoom in

Annotations

4 warnings
Large Designs Tests / VeeR-EH1 (synthesis)
No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Some generated tests differ from the reference or were not generated at all. Check the test statuses in the workflow summary or `bsg_micro_designs_summary.md` in the artifacts.
Large Designs Tests / Black Parrot (ASIC synthesis)
No files were found with the provided path: build third_party/OpenROAD-flow-scripts/logs third_party/OpenROAD-flow-scripts/reports third_party/OpenROAD-flow-scripts/results. No artifacts will be uploaded.
Large Designs Tests / Opentitan (synthesis)
No files were found with the provided path: tests/build/lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1/synth-yosys/lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1.edif. No artifacts will be uploaded.

Artifacts

Produced during runtime
Name Size
binaries-asan
291 MB
binaries-package
23.2 MB
binaries-plugin
41.7 MB
binaries-pysynlig
651 MB
binaries-release
41.9 MB
bp_e_bp_unicore_cfg.edif
3.92 MB
bsg-logs
5.57 MB
bsg-outputs
1.73 MB
formal-verification-logs-simple
18.1 MB
formal-verification-logs-sv2v
62.6 MB
formal-verification-logs-yosys
50.8 MB
lowrisc_ibex_top_artya7_surelog_0.1.bit
105 KB
lowrisc_systems_top_earlgrey_nexysvideo_0.1.bit
616 KB
opentitan-logs-full
5.1 MB
opentitan-logs-quick
1.52 MB
plots_binaries-asan
49.3 KB
plots_binaries-package
28.3 KB
plots_binaries-plugin
28.9 KB
plots_binaries-pysynlig
57.8 KB
plots_binaries-release
30.1 KB
plots_blackparrot_synth_asic
242 KB
plots_blackparrot_synth_xilinx
92.8 KB
plots_blackparrot_synth_xilinx_python
231 KB
plots_build_tools
79.1 KB
plots_formal_verification_simple
116 KB
plots_formal_verification_sv2v
117 KB
plots_formal_verification_yosys
97.2 KB
plots_ibex_synth
44 KB
plots_ibex_synth_f4pga
80.5 KB
plots_opentitan_9d82960888_synth
189 KB
plots_opentitan_parse_report_full
84.4 KB
plots_opentitan_parse_report_quick
43.5 KB
plots_opentitan_synth
269 KB
plots_tests_asan_read_systemverilog
226 KB
plots_tests_asan_read_uhdm
167 KB
plots_tests_plugin_read_systemverilog
34.9 KB
plots_tests_plugin_read_uhdm
32.8 KB
plots_tests_release_read_systemverilog
34.8 KB
plots_tests_release_read_uhdm
31.5 KB
plots_veer_synth
35.2 KB
python_bp_e_bp_unicore_cfg.edif
3.92 MB
results_parsing_tests_asan_read_systemverilog Expired
1.6 MB
results_parsing_tests_asan_read_uhdm Expired
1.81 MB
results_parsing_tests_plugin_read_systemverilog Expired
1.53 MB
results_parsing_tests_plugin_read_uhdm Expired
1.78 MB
results_parsing_tests_release_read_systemverilog Expired
1.49 MB
results_parsing_tests_release_read_uhdm Expired
1.73 MB
tools
39.2 MB
top_artya7.bit
122 KB