Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

DELETE THIS -- TEST PR -- User/anjpar/caliptra ss fuse ctrl #607

Draft
wants to merge 60 commits into
base: main
Choose a base branch
from
Draft
Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
60 commits
Select commit Hold shift + click to select a range
d770c8f
Initial pass at AXI sub -- read channel only
calebofearth May 16, 2024
f6baa02
Compile for AXI sub
calebofearth May 16, 2024
5ca7753
AXI sub -- write channel + exclusive access fixups
calebofearth May 24, 2024
5b7ca3c
Exclusive access support OFF by default
calebofearth May 28, 2024
1645788
Only latch err from component when the access is allowed (i.e. not an…
calebofearth May 28, 2024
02d9398
Add AXI sub wrapper and simplex arbiter
calebofearth May 28, 2024
9c3343f
Syntax fix
calebofearth May 30, 2024
5f5b0ef
Add ID signal to component interface
calebofearth May 30, 2024
65dd299
Add component inf 'write' signal
calebofearth May 30, 2024
2024d33
New handshake assertions; i/f X checks conditional upon valid signals
calebofearth Jun 1, 2024
cb9d70c
Merge remote-tracking branch 'chips/cwhitehead-msft-gen2-axi-modules'…
Jun 3, 2024
3d20f62
Initial pass at AXI sub -- read channel only
calebofearth May 16, 2024
04276f4
Compile for AXI sub
calebofearth May 16, 2024
f5b883f
AXI sub -- write channel + exclusive access fixups
calebofearth May 24, 2024
a9a17f7
Exclusive access support OFF by default
calebofearth May 28, 2024
b481ac2
Only latch err from component when the access is allowed (i.e. not an…
calebofearth May 28, 2024
eaca0f7
Add AXI sub wrapper and simplex arbiter
calebofearth May 28, 2024
53536e0
Syntax fix
calebofearth May 30, 2024
29bedff
Add ID signal to component interface
calebofearth May 30, 2024
d4582ae
Add component inf 'write' signal
calebofearth May 30, 2024
d467e3a
New handshake assertions; i/f X checks conditional upon valid signals
calebofearth Jun 1, 2024
9f1e954
Swap APB for AXI, replace all 'user' references with 'AXI ID'
calebofearth Jun 1, 2024
3bcc3b8
axi_sub_wr: Fix rp valid/ready access
wkkuna Jun 4, 2024
2faf5cc
axi_sub_arb: Fix arbiter read grant condition
wkkuna Jun 4, 2024
e50cda0
Remove LENB override; fix resp-pipe part-select in axi_sub_wr
calebofearth Jun 4, 2024
1ca975a
AXI sub tb integration -- compiles and passes smoke_test_hw_config
calebofearth Jun 12, 2024
4536941
Fixups to get sims working VCS + Verilator
calebofearth Jun 19, 2024
77f2378
Initial AXI DMA reg file
calebofearth Jun 21, 2024
b811e1d
Format
calebofearth Jul 12, 2024
0a58401
First pass - AXI DMA
calebofearth Jul 12, 2024
77dc50c
Caliptra AXI SRAM
calebofearth Jul 18, 2024
ed23e36
Defaults: AW=32, DW=64
calebofearth Jul 18, 2024
2da17e8
Mv skidbuffer to libs; add r/w error sigs in axi_sub to work with C_L…
calebofearth Jul 18, 2024
d47b17b
Syntax fix
calebofearth Jul 18, 2024
29151a1
Add all module inst/connections; syntax fixes for compilation
calebofearth Jul 19, 2024
2e8a116
Include DMA reg set in docs
calebofearth Jul 19, 2024
4c8b312
Inst. DMA; connect SRAM through MBOX dir mode mux; add DMA regs in ar…
calebofearth Jul 19, 2024
67adfed
Updates for AXI DMA connections
calebofearth Jul 19, 2024
85c3caf
AW should be derived from SRAM depth
calebofearth Jul 19, 2024
bce6f7e
Add new reg fields; syntax cleanup to simulate; now passes smoke test
calebofearth Jul 19, 2024
38a014c
Fix reset if-else syntax on ctx FF blocks
calebofearth Jul 22, 2024
b3e2b6c
Default assignment fix
calebofearth Jul 23, 2024
2f8d8c0
TB updates to support all prev. functionality; smoke_test_dma passes;…
calebofearth Jul 25, 2024
7e156a7
Update all caliptra_isr with new DMA interrupts; fw updates so all sm…
calebofearth Jul 25, 2024
393beeb
Update HDL file lists
calebofearth Jul 25, 2024
356de67
Different init syntax for Verilator to compile vs VCS
calebofearth Jul 25, 2024
b20e46f
Update smoke_test_kv_hmac_multiblock_flow w/ DMA intr to pass compila…
calebofearth Jul 29, 2024
886c6f2
Add mailbox payload operations
calebofearth Jul 31, 2024
854d4ac
Default return of 0 for dma operations
calebofearth Jul 31, 2024
cc519b9
Reorder fail var assignment
calebofearth Jul 31, 2024
e9703e4
Fixes for DMA write and hold signaling to mailbox sram
calebofearth Jul 31, 2024
0f3e910
Fixes for credits and bytes requested calculations
calebofearth Jul 31, 2024
c33f2f9
Initial pass at Fuse Controller and Tl --> AXI replacement, pre build…
Aug 6, 2024
424c705
Merged chips/cwhitehead-msft-gen2-axi-modules branch and resolved con…
Aug 6, 2024
e3ee607
Fixed filename typo in fuse_ctrl config
Aug 7, 2024
f7474f4
Initial commit of AXI2TLUL gasket, fuse controller and basic verifica…
Sep 24, 2024
6487e08
Removed lc_creator_seed_sw_rw_en, lc_owner_seed_sw_rw_en as they are …
Oct 1, 2024
7ebd355
Added all dependencies for lc_ctrl, greated lc_ctrl_top with AXI2TLUL…
Oct 3, 2024
5f61c24
Initial RDL file for OTP controller
Oct 29, 2024
e671e11
Otp_ctrl RDL file
Nov 4, 2024
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
The table of contents is too big for display.
Diff view
Diff view
  •  
  •  
  •  
The diff you're trying to view is too large. We only load the first 3000 changed files.
3 changes: 2 additions & 1 deletion src/aes/config/aes.vf
Original file line number Diff line number Diff line change
Expand Up @@ -22,6 +22,7 @@ ${CALIPTRA_ROOT}/src/libs/rtl/ahb_slv_sif.sv
${CALIPTRA_ROOT}/src/libs/rtl/caliptra_icg.sv
${CALIPTRA_ROOT}/src/libs/rtl/clk_gate.sv
${CALIPTRA_ROOT}/src/libs/rtl/caliptra_2ff_sync.sv
${CALIPTRA_ROOT}/src/libs/rtl/skidbuffer.v
${CALIPTRA_ROOT}/src/caliptra_prim/rtl/caliptra_prim_util_pkg.sv
${CALIPTRA_ROOT}/src/caliptra_prim/rtl/caliptra_prim_alert_pkg.sv
${CALIPTRA_ROOT}/src/caliptra_prim/rtl/caliptra_prim_subreg_pkg.sv
Expand Down Expand Up @@ -88,4 +89,4 @@ ${CALIPTRA_ROOT}/src/aes/rtl/aes_shift_rows.sv
${CALIPTRA_ROOT}/src/aes/rtl/aes_mix_single_column.sv
${CALIPTRA_ROOT}/src/aes/rtl/aes_cipher_control.sv
${CALIPTRA_ROOT}/src/aes/rtl/aes_prng_masking.sv
${CALIPTRA_ROOT}/src/aes/rtl/aes_key_expand.sv
${CALIPTRA_ROOT}/src/aes/rtl/aes_key_expand.sv
1 change: 1 addition & 0 deletions src/aes/config/aes_pkg.vf
Original file line number Diff line number Diff line change
Expand Up @@ -22,6 +22,7 @@ ${CALIPTRA_ROOT}/src/libs/rtl/ahb_slv_sif.sv
${CALIPTRA_ROOT}/src/libs/rtl/caliptra_icg.sv
${CALIPTRA_ROOT}/src/libs/rtl/clk_gate.sv
${CALIPTRA_ROOT}/src/libs/rtl/caliptra_2ff_sync.sv
${CALIPTRA_ROOT}/src/libs/rtl/skidbuffer.v
${CALIPTRA_ROOT}/src/caliptra_prim/rtl/caliptra_prim_util_pkg.sv
${CALIPTRA_ROOT}/src/caliptra_prim/rtl/caliptra_prim_alert_pkg.sv
${CALIPTRA_ROOT}/src/caliptra_prim/rtl/caliptra_prim_subreg_pkg.sv
Expand Down
1 change: 1 addition & 0 deletions src/ahb_lite_bus/config/ahb_lite_bus.vf
Original file line number Diff line number Diff line change
Expand Up @@ -13,6 +13,7 @@ ${CALIPTRA_ROOT}/src/libs/rtl/ahb_slv_sif.sv
${CALIPTRA_ROOT}/src/libs/rtl/caliptra_icg.sv
${CALIPTRA_ROOT}/src/libs/rtl/clk_gate.sv
${CALIPTRA_ROOT}/src/libs/rtl/caliptra_2ff_sync.sv
${CALIPTRA_ROOT}/src/libs/rtl/skidbuffer.v
${CALIPTRA_ROOT}/src/libs/rtl/ahb_to_reg_adapter.sv
${CALIPTRA_ROOT}/src/ahb_lite_bus/rtl/ahb_lite_bus_inf.sv
${CALIPTRA_ROOT}/src/ahb_lite_bus/rtl/ahb_lite_address_decoder.sv
Expand Down
12 changes: 12 additions & 0 deletions src/alert_handler/config/compile.yml
Original file line number Diff line number Diff line change
@@ -0,0 +1,12 @@
---
provides: [alert_pkg]
schema_version: 2.4.0
targets:
rtl:
directories: [$COMPILE_ROOT/rtl]
files:
- $COMPILE_ROOT/rtl/alert_handler_reg_pkg.sv
tb:
directories: [$COMPILE_ROOT/rtl]
files:
- $COMPILE_ROOT/rtl/alert_handler_reg_pkg.sv
Loading