Skip to content

Commit

Permalink
memory leak
Browse files Browse the repository at this point in the history
  • Loading branch information
alaindargelas committed Sep 25, 2023
1 parent e18cc9e commit 8a6578a
Show file tree
Hide file tree
Showing 3 changed files with 7 additions and 6 deletions.
1 change: 1 addition & 0 deletions src/DesignCompile/CompileExpression.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -403,6 +403,7 @@ bool getStringVal(std::string &result, expr *val) {
if (sval) {
if (sval->format == vpiStringVal || sval->format == vpiBinStrVal) {
result = sval->value.str;
delete sval;
return true;
}
}
Expand Down
2 changes: 1 addition & 1 deletion third_party/UHDM
Submodule UHDM updated 1 files
+1 −0 templates/ExprEval.cpp
10 changes: 5 additions & 5 deletions third_party/tests/CoresSweRVMP/CoresSweRVMP.log
Original file line number Diff line number Diff line change
Expand Up @@ -131,22 +131,22 @@ CMake Deprecation Warning at CMakeLists.txt:1 (cmake_minimum_required):
CMake that the project does not need compatibility with older versions.


-- Configuring done (0.0s)
-- Configuring done (0.1s)
-- Generating done (0.0s)
-- Build files have been written to: ${SURELOG_DIR}/build/regression/CoresSweRVMP/slpp_all/mp_preprocess
[ 6%] Generating 10_lsu_bus_intf.sv
[ 12%] Generating 11_ifu_bp_ctl.sv
[ 18%] Generating 11_ifu_bp_ctl.sv
[ 18%] Generating 12_beh_lib.sv
[ 25%] Generating 13_ifu_mem_ctl.sv
[ 31%] Generating 14_mem_lib.sv
[ 25%] Generating 14_mem_lib.sv
[ 31%] Generating 13_ifu_mem_ctl.sv
[ 37%] Generating 15_exu.sv
[ 43%] Generating 16_dec_decode_ctl.sv
[ 50%] Generating 1_lsu_stbuf.sv
[ 56%] Generating 2_ahb_to_axi4.sv
[ 62%] Generating 3_rvjtag_tap.sv
[ 68%] Generating 4_dec_tlu_ctl.sv
[ 75%] Generating 5_lsu_bus_buffer.sv
[ 87%] Generating 7_axi4_to_ahb.sv
[ 81%] Generating 7_axi4_to_ahb.sv
[ 87%] Generating 6_dbg.sv
[ 93%] Generating 8_ifu_aln_ctl.sv
[100%] Generating 9_tb_top.sv
Expand Down

0 comments on commit 8a6578a

Please sign in to comment.