Skip to content

Commit

Permalink
fix indexing bug, gaps are there again
Browse files Browse the repository at this point in the history
  • Loading branch information
vk2seb committed Sep 23, 2023
1 parent 9d1634f commit c297f7a
Show file tree
Hide file tree
Showing 3 changed files with 4 additions and 7 deletions.
2 changes: 1 addition & 1 deletion firmware/litex-fw/src/log.rs
Original file line number Diff line number Diff line change
Expand Up @@ -76,7 +76,7 @@ fn default_handler() {
if offset == 0x1f {
for i in 0x10..0x20 {
unsafe {
BUF_IN_CP[i] = *buf.add(i+0x10);
BUF_IN_CP[i] = *buf.add(i);
}
}
}
Expand Down
5 changes: 1 addition & 4 deletions firmware/litex-fw/src/main.rs
Original file line number Diff line number Diff line change
Expand Up @@ -8,9 +8,6 @@ use litex_hal::uart::UartError;
use litex_pac as pac;
use riscv_rt::entry;
use riscv;
use core::sync::atomic::fence;
use core::sync::atomic::compiler_fence;
use core::sync::atomic::Ordering;
use core::arch::asm;

mod log;
Expand Down Expand Up @@ -47,7 +44,7 @@ fn main() -> ! {

for i in 0..BUF_SZ_WORDS {
unsafe {
BUF_OUT[i] = i as u32;
BUF_OUT[i] = 256*((i as u32));
}
}

Expand Down
4 changes: 2 additions & 2 deletions sim.py
Original file line number Diff line number Diff line change
Expand Up @@ -59,8 +59,8 @@ def add_eurorack_pmod(soc):
soc.comb += [
# ADC -> CDC
cdc_in0.sink.valid.eq(1),
cdc_in0.sink.payload.data.eq(0xDEADBEEF),
#cdc_in0.sink.payload.data.eq(eurorack_pmod.cal_in0),
#cdc_in0.sink.payload.data.eq(0xDEADBEEF),
cdc_in0.sink.payload.data.eq(eurorack_pmod.cal_in0),
# CDC -> DAC
cdc_out0.source.ready.eq(1),
eurorack_pmod.cal_out0.eq(cdc_out0.source.payload.data)
Expand Down

0 comments on commit c297f7a

Please sign in to comment.