Skip to content

PR: Make command-line defines stronger than `define's inside Verilog files #843

PR: Make command-line defines stronger than `define's inside Verilog files

PR: Make command-line defines stronger than `define's inside Verilog files #843

Annotations

1 warning

build

succeeded Apr 2, 2024 in 4m 21s