Skip to content
/ axis_uart_bridge Public

FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol

License

MIT license
4 stars 0 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

MasterPlayer/axis_uart_bridge

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
src_hw
src_hw
 
 
LICENSE
LICENSE
 
 
README.md
README.md
 
 

Repository files navigation

axis_uart_bridge

FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol

About

FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol

Topics

fpga zynq xilinx uart systemverilog artix uart-tx axi-stream uart-rx

Resources

Readme

License

MIT license
Activity

Stars

4 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages