Skip to content

Commit

Permalink
Create blue check action
Browse files Browse the repository at this point in the history
  • Loading branch information
JN513 committed Nov 20, 2024
1 parent 4df437b commit 2d2633a
Show file tree
Hide file tree
Showing 4 changed files with 40 additions and 4 deletions.
32 changes: 32 additions & 0 deletions .github/workflows/blue.yml
Original file line number Diff line number Diff line change
@@ -0,0 +1,32 @@
name: Python Code Format Check

on:
push:
branches:
- main
pull_request:
branches:
- main

jobs:
format-check:
name: Check Python Formatting with Blue
runs-on: ubuntu-latest

steps:
- name: Checkout repository
uses: actions/checkout@v3

- name: Set up Python
uses: actions/setup-python@v4
with:
python-version: 3.11

- name: Install Blue
run: |
python -m pip install --upgrade pip
pip install blue
- name: Run Blue format check
run: |
blue --check .
4 changes: 3 additions & 1 deletion README.md
Original file line number Diff line number Diff line change
@@ -1,3 +1,5 @@
# ProcessorCI

[![Pylint](https://github.com/LSC-Unicamp/processor-ci/actions/workflows/pylint.yml/badge.svg)](https://github.com/LSC-Unicamp/processor-ci/actions/workflows/pylint.yml)
[![Pylint](https://github.com/LSC-Unicamp/processor-ci/actions/workflows/pylint.yml/badge.svg)](https://github.com/LSC-Unicamp/processor-ci/actions/workflows/pylint.yml)

[![Python Code Format Check](https://github.com/LSC-Unicamp/processor-ci/actions/workflows/blue.yml/badge.svg)](https://github.com/LSC-Unicamp/processor-ci/actions/workflows/blue.yml)
4 changes: 3 additions & 1 deletion core/jenkins.py
Original file line number Diff line number Diff line change
Expand Up @@ -110,8 +110,10 @@ def generate_jenkinsfile(
{extra_flags_str} {include_dirs} {files} {sim_files}"'
elif is_verilog and not is_vhdl:
# Verilog simulation command
simulation_command = f'sh "iverilog -o simulation.out -g{lang_version} {extra_flags_str}' \
simulation_command = (
f'sh "iverilog -o simulation.out -g{lang_version} {extra_flags_str}'
+ f' -s {config["top_module"]} {include_dirs} {files} {sim_files}"'
)
else:
raise ValueError(
'The files must be either exclusively VHDL or Verilog.'
Expand Down
4 changes: 2 additions & 2 deletions utils/run_all.py
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
"""
Este script lê uma lista de URLs de um arquivo, executa um comando com cada URL usando proxychains,
e gera configurações através do script `config_generator.py`. Para cada URL, o comando é executado
Este script lê uma lista de URLs de um arquivo, executa um comando com cada URL usando proxychains,
e gera configurações através do script `config_generator.py`. Para cada URL, o comando é executado
com um tempo limite de 3 minutos (180 segundos).
O script faz o seguinte:
Expand Down

0 comments on commit 2d2633a

Please sign in to comment.