Skip to content

Commit

Permalink
formatting
Browse files Browse the repository at this point in the history
  • Loading branch information
jorendumoulin committed Nov 7, 2023
1 parent 2e975c4 commit acabe14
Showing 1 changed file with 4 additions and 4 deletions.
8 changes: 4 additions & 4 deletions tests/filecheck/dialects/linalg_extension.mlir
Original file line number Diff line number Diff line change
Expand Up @@ -3,10 +3,10 @@
%0, %1, %2 = "test.op"() : () -> (memref<64xi32>, memref<64xi32>, memref<64xi32>)

"linalg.mul"(%0, %1, %2) <{operandSegmentSizes = array<i32: 2, 1>}> ({
^bb0(%arg2: i32, %arg3: i32, %arg4: i32):
%s1 = "arith.muli"(%arg2, %arg3) : (i32, i32) -> i32
"linalg.yield"(%s1) : (i32) -> ()
}) : (memref<64xi32>, memref<64xi32>, memref<64xi32>) -> ()
^bb0(%arg2: i32, %arg3: i32, %arg4: i32):
%s1 = "arith.muli"(%arg2, %arg3) : (i32, i32) -> i32
"linalg.yield"(%s1) : (i32) -> ()
}) : (memref<64xi32>, memref<64xi32>, memref<64xi32>) -> ()

//CHECK: builtin.module {
//CHECK-NEXT: %0, %1, %2 = "test.op"() : () -> (memref<64xi32>, memref<64xi32>, memref<64xi32>)
Expand Down

0 comments on commit acabe14

Please sign in to comment.