Skip to content
ci

Fix Addess Rule in chip_antwerp #208

Sign in to view logs

Fix Addess Rule in chip_antwerp

Fix Addess Rule in chip_antwerp #208

Triggered via pull request December 9, 2024 20:26
@IveanExIveanEx
opened #99
ydeng/fix_addr_map
Status Failure
Total duration 1m 27s
Artifacts –

ci.yml

on: pull_request
Simulation with Verilator
1m 16s
Simulation with Verilator
Fit to window
Zoom out
Zoom in

Annotations

1 error
Simulation with Verilator
Process completed with exit code 2.