Skip to content

Commit

Permalink
package updates
Browse files Browse the repository at this point in the history
  • Loading branch information
AndrewNolte committed Apr 3, 2024
1 parent 03ba787 commit 38c1e32
Showing 1 changed file with 8 additions and 8 deletions.
16 changes: 8 additions & 8 deletions package.json
Original file line number Diff line number Diff line change
@@ -1,16 +1,16 @@
{
"name": "veriloghdl",
"displayName": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog",
"description": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code",
"version": "1.13.5",
"publisher": "mshr-h",
"homepage": "https://github.com/mshr-h/vscode-verilog-hdl-support",
"name": "vscode-system-verilog",
"displayName": "vscode-system-verilog",
"description": "SystemVerilog, Verilog, and VHDL support for VS Code",
"version": "0.9.0",
"publisher": "AndrewNolte",
"homepage": "https://github.com/AndrewNolte/vscode-verilog",
"repository": {
"type": "git",
"url": "https://github.com/mshr-h/vscode-verilog-hdl-support.git"
"url": "https://github.com/AndrewNolte/vscode-verilog.git"
},
"bugs": {
"url": "https://github.com/mshr-h/vscode-verilog-hdl-support/issues"
"url": "https://github.com/AndrewNolte/vscode-verilog/issues"
},
"engines": {
"vscode": "^1.75.0"
Expand Down

0 comments on commit 38c1e32

Please sign in to comment.