Skip to content

Commit

Permalink
chore: fix typos
Browse files Browse the repository at this point in the history
  • Loading branch information
vuittont60 committed Nov 24, 2023
1 parent 53ff94d commit 2ee7c85
Show file tree
Hide file tree
Showing 6 changed files with 8 additions and 8 deletions.
2 changes: 1 addition & 1 deletion SECURITY.md
Original file line number Diff line number Diff line change
Expand Up @@ -15,7 +15,7 @@ Instead, please report them to the repository maintainers by sending a **GPG
encrypted e-mail** to _all maintainers of a specific repo_ using their GPG keys.

A list of repository maintainers and their keys and e-mail addresses are
provided inside MAINTANERS.md file and MANIFEST.yml, with the latter also
provided inside MAINTAINERS.md file and MANIFEST.yml, with the latter also
included in the README.md as a manifest block, which looks in the following way:

```yaml
Expand Down
2 changes: 1 addition & 1 deletion examples/rgb.rs
Original file line number Diff line number Diff line change
Expand Up @@ -14,7 +14,7 @@ use aluvm::reg::{Reg32, RegA};
/// Example extension set of operations which are required for RGB
// TODO(#3) Move to RGB Core Library
pub enum RgbOp {
/// Counts number of metatdata of specific type
/// Counts number of metadata of specific type
CountMeta(u16, RegA, Reg32),
CountState(u16, RegA, Reg32),
CountRevealed(u16, RegA, Reg32),
Expand Down
4 changes: 2 additions & 2 deletions src/isa/flags.rs
Original file line number Diff line number Diff line change
Expand Up @@ -919,15 +919,15 @@ pub enum DeleteFlag {
Zero = 1,

/// Set destination to the fragment of the string `offset_start..src_len` if
/// `offset_end > src_len && offser_start <= src_len`.
/// `offset_end > src_len && offset_start <= src_len`.
///
/// Matches case (3) in [`crate::isa::BytesOp::Del`] description
#[display("c")]
Cut = 2,

/// Set destination to the fragment of the string `offset_start..src_len` and extend its length
/// up to `offset_end - offset_start` with trailing zeros if
/// `offset_end > src_len && offser_start <= src_len`.
/// `offset_end > src_len && offset_start <= src_len`.
///
/// Matches case (4) in [`crate::isa::BytesOp::Del`] description
#[display("e")]
Expand Down
4 changes: 2 additions & 2 deletions src/isa/instr.rs
Original file line number Diff line number Diff line change
Expand Up @@ -819,7 +819,7 @@ pub enum BytesOp {
/// </pre>
///
/// `flag1` and `flag2` arguments indicate whether `st0` should be set to `false` if
/// `offset_start > src_len` and `offset_end > src_len && offser_start <= src_len`.
/// `offset_start > src_len` and `offset_end > src_len && offset_start <= src_len`.
/// In all other cases, `st0` value is not modified.
#[display("del.{0} {7},{8},{1}{2},{3}{4},{5},{6}")]
Del(
Expand All @@ -830,7 +830,7 @@ pub enum BytesOp {
/** `a8` or `a16` register index with a second offset for delete location */ Reg32,
/** `flag1` indicating `st0` value set to false if `offset_start > src_len` */ bool,
/** `flag2` indicating `st0` value set to false if
* `offset_end > src_len && offser_start <= src_len` */
* `offset_end > src_len && offset_start <= src_len` */
bool,
/** Source `s` register */ RegS,
/** Destination `s` register */ RegS,
Expand Down
2 changes: 1 addition & 1 deletion src/lib.rs
Original file line number Diff line number Diff line change
Expand Up @@ -54,7 +54,7 @@
//! ## Design
//!
//! The robusness lies at the very core of AluVM. It is designed to avoid any
//! undefined behaviour. Specificly,
//! undefined behaviour. Specifically,
//! * All registers may be in the undefined statel
//! * Impossible/incorrect operations put destination register into a special *undefined state*;
//! * Code always extended to 2^16 bytes with zeros, which corresponds to “set st0 register to false
Expand Down
2 changes: 1 addition & 1 deletion src/reg/families.rs
Original file line number Diff line number Diff line change
Expand Up @@ -529,7 +529,7 @@ impl TryFrom<RegAll> for RegR {
fn try_from(value: RegAll) -> Result<Self, Self::Error> { value.reg_r().ok_or(()) }
}

/// Superset of all registers accessible via intstructions. The superset includes `A`, `F`, `R` and
/// Superset of all registers accessible via instructions. The superset includes `A`, `F`, `R` and
/// `S` families of registers.
#[derive(Copy, Clone, PartialEq, Eq, PartialOrd, Ord, Hash, Debug, Display, From)]
#[display(inner)]
Expand Down

0 comments on commit 2ee7c85

Please sign in to comment.