multicore: don't enable timer interrupts on secondary cores #8881
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Keep timer interrupt handling on the primary core, this avoids secondary cores failing to handle timer interrupts immediately after power on. Signed-off-by: Guennadi Liakhovetski <[email protected]>
lgirdwood
approved these changes
Feb 26, 2024
tmleman
approved these changes
Feb 26, 2024
|
CI: same error as, say, in https://sof-ci.01.org/sofpr/PR8859/build2818/devicetest/index.html so must be unrelated. Build failures with Zephyr's "main" are also known. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Keep timer interrupt handling on the primary core, this avoids secondary cores failing to handle timer interrupts immediately after power on.
This fixes the IPC timeout when starting a secondary core, most frequently happening on mtl-008