Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

west.yml: update Zephyr to 5689916a70ad #8126

Merged
merged 1 commit into from
Sep 1, 2023
Merged

west.yml: update Zephyr to 5689916a70ad #8126

merged 1 commit into from
Sep 1, 2023

Conversation

kv2019i
Copy link
Collaborator

@kv2019i kv2019i commented Aug 30, 2023

Contains 367 commits, including following directly affecting SOF targets:

ffd2121c65d3 soc: xtensa: intel_adsp: cavs: fix power_down_cavs() signature
a1d7ffdc374d soc: xtensa: intel_adsp: cavs: fix incorrect cached/uncached cast
ce7c30c12978 soc: intel_adsp/ace: use WAIT_FOR for core power transitions
3f0ee7f6db7a power_domain: intel_adsp: initialize after DMA
ca23a5f0cf75 xtensa: mmu: allow SoC to do additional MMU init steps
088a31e2bffa xtensa: mmu: preload ITLB for VECBASE before restoring...
40f2486b685c xtensa: mmu: rename MMU_KERNEL_RING to Z_XTENSA_KERNEL_RING...
18eb17f4cd69 xtensa: mmu: add arch_reserved_pages_update
4778c13bbeab xtensa: mmu: handle all data TLB misses in double exception
c723d8b8d3ac xtensa: Add missing synchronization
24148718fc6e xtensa: mmu: cache common data and heap if !XTENSA_RPO_CACHE
b6ccbae58dc4 xtensa: mmu: use _image_ram_start/end for data region
257404a14327 xtensa: mmu: init: only clear enough entries in way 6
614e64325d48 xtensa: mmu: no longer identity map the first 512MB
b5016714b082 xtensa: mmu: handle TLB misses during user exception
98ffd1addd6a xtensa: crt1: call z_xtensa_mmu_init
38d4b7872401 xtensa: mmu: remove printing vaddr registers during exception
3d63e2060edf dts: cpu: add cdns,tensilica-xtensa-lx3

@kv2019i kv2019i requested review from lyakh, marc-hb and tmleman August 30, 2023 11:20
@kv2019i
Copy link
Collaborator Author

kv2019i commented Aug 30, 2023 •
edited by marc-hb
Loading

Yay, sparse tests green again!

The IPC3 stub fuzzer build fails to some clang issue. Any idea @marc-hb ?

@kv2019i
Copy link
Collaborator Author

kv2019i commented Aug 30, 2023 •
edited
Loading

Some trouble with at least HDA cAVS2.5 test in https://sof-ci.01.org/sofpr/PR8126/build12289/devicetest/index.html , need to investigate before merge.

UPDATE: but ACE HDA test passes https://sof-ci.01.org/sofpr/PR8126/build12288/devicetest/index.html .. this is pretty strange.

@marc-hb
Copy link
Collaborator

marc-hb commented Aug 30, 2023

The IPC3 stub build fails to some clang issue. Any idea @marc-hb ?
https://github.com/thesofproject/sof/actions/runs/6024171187/job/16342326426?pr=8126

Fuzzer build clang regression bisected to @kartben's --config change here:577d47f3f1ea6c624b76c0afb1bc3089f79605f2

@kartben, @andyross any idea?

@marc-hb marc-hb mentioned this pull request Aug 30, 2023
Merged
@kv2019i kv2019i force-pushed the 202308-zephyr-aug30 branch from 0cf637c to 7211738 Compare August 31, 2023 12:37
@kv2019i
Copy link
Collaborator Author

kv2019i commented Aug 31, 2023

V2 uploaded:

  • updated to add the llvm cmdline fix

@kv2019i
Copy link
Collaborator Author

kv2019i commented Aug 31, 2023

Doh, we seem to have a regression:

https://sof-ci.01.org/sofpr/PR8126/build12358/devicetest/index.html?model=TGLU_UP_HDA_IPC4ZPH&testcase=check-kmod-load-unload

[  780.342019] kernel: snd_sof:sof_ipc4_log_header: sof-audio-pci-intel-tgl 0000:00:1f.3: ipc tx      : 0x47000000|0x0: MOD_SET_DX [data size: 8]
[  780.342766] kernel: snd_sof:sof_ipc4_log_header: sof-audio-pci-intel-tgl 0000:00:1f.3: ipc rx      : 0x1b0a0000|0x0: GLB_NOTIFICATION|EXCEPTION_CAUGHT
[  780.342775] kernel: snd_sof:sof_ipc4_rx_msg: sof-audio-pci-intel-tgl 0000:00:1f.3: Unhandled DSP message: 0x1b0a0000|0x0
[  780.342780] kernel: snd_sof:sof_ipc4_log_header: sof-audio-pci-intel-tgl 0000:00:1f.3: ipc rx done : 0x1b0a0000|0x0: GLB_NOTIFICATION|EXCEPTION_CAUGHT
[  780.846234] kernel: sof-audio-pci-intel-tgl 0000:00:1f.3: ipc timed out for 0x47000000|0x0

@kv2019i kv2019i changed the title west.yml: update Zephyr to 12cca8939e3d [DNM] west.yml: update Zephyr to 12cca8939e3d Aug 31, 2023
@kv2019i
Copy link
Collaborator Author

kv2019i commented Aug 31, 2023

Regression found, caused by a patch by certain @kv2019i :( Fixed in zephyrproject-rtos/zephyr#62180

Marking as DNM and will reupload this PR once the fix is merged upstream.

@kv2019i
west.yml: update Zephyr to 5689916a70ad
5147a70 
Contains 450+ commits, including following directly affecting
SOF targets:

5689916a70ad soc: xtensa: intel_adsp: cavs: fix assert on L3_MEM_BASE_ADDR
34ea488da91c intel_adsp: ace20_lnl: add ALH DAI support
b7e181c2708b soc: intel_adsp: add HDA buffer interrupt functions
d68a58d6cd26 dts: xtensa: intel: add HDA DMA interrupt defs for ACE2.0
62c7729b3e1a dts: xtensa: intel: add HDA DMA interrupt defs for cAVS platforms
c6c6c5a5ed64 soc: intel_adsp: ace shim: add force L1 defines
0fead68e2b8e Revert "llvm: use proper syntax for --config option"
cd97eae73b4b soc: xtensa: intel_adsp: common: s/device.h/init.h
6cdabb4dff5e soc: xtensa: intel_adsp: common: add missing section_tags.h
c360284c6e14 soc: xtensa: intel_adsp: add missing init.h
ffd2121c65d3 soc: xtensa: intel_adsp: cavs: fix power_down_cavs() signature
a1d7ffdc374d soc: xtensa: intel_adsp: cavs: fix incorrect cached/uncached cast
ce7c30c12978 soc: intel_adsp/ace: use WAIT_FOR for core power transitions
3f0ee7f6db7a power_domain: intel_adsp: initialize after DMA
ca23a5f0cf75 xtensa: mmu: allow SoC to do additional MMU init steps
088a31e2bffa xtensa: mmu: preload ITLB for VECBASE before restoring...
40f2486b685c xtensa: mmu: rename MMU_KERNEL_RING to Z_XTENSA_KERNEL_RING...
18eb17f4cd69 xtensa: mmu: add arch_reserved_pages_update
4778c13bbeab xtensa: mmu: handle all data TLB misses in double exception
c723d8b8d3ac xtensa: Add missing synchronization
24148718fc6e xtensa: mmu: cache common data and heap if !XTENSA_RPO_CACHE
b6ccbae58dc4 xtensa: mmu: use _image_ram_start/end for data region
257404a14327 xtensa: mmu: init: only clear enough entries in way 6
614e64325d48 xtensa: mmu: no longer identity map the first 512MB
b5016714b082 xtensa: mmu: handle TLB misses during user exception
98ffd1addd6a xtensa: crt1: call z_xtensa_mmu_init
38d4b7872401 xtensa: mmu: remove printing vaddr registers during exception
3d63e2060edf dts: cpu: add cdns,tensilica-xtensa-lx3

Signed-off-by: Kai Vehmanen <[email protected]>
@kv2019i kv2019i force-pushed the 202308-zephyr-aug30 branch from 7211738 to 5147a70 Compare September 1, 2023 06:40
@kv2019i kv2019i changed the title [DNM] west.yml: update Zephyr to 12cca8939e3d west.yml: update Zephyr to 5689916a70ad Sep 1, 2023
@kv2019i
Copy link
Collaborator Author

kv2019i commented Sep 1, 2023

V3 upload:

  • fix for the regression on cAVS2.5
  • included fix for Intel ACE1.5 L1 exit logc

@kv2019i
Copy link
Collaborator Author

kv2019i commented Sep 1, 2023

One system PM fail in
https://sof-ci.01.org/sofpr/PR8126/build12401/devicetest/index.html - can be ignored, not related to audio.

And one one system PM fail in
https://sof-ci.01.org/sofpr/PR8126/build12402/devicetest/index.html - this also seems safe to ignore as only affects one DUT

We have a new sparse fail introduce by the L1 exit code:
https://github.com/thesofproject/sof/actions/runs/6046303049/job/16407636771?pr=8126

... but that's already in merged Zephyr code, so this has to be (again) handled in a separate PR.

Proceeding with merge.

@kv2019i kv2019i merged commit 38faea7 into thesofproject:main Sep 1, 2023
38 of 41 checks passed
@marc-hb
Copy link
Collaborator

marc-hb commented Sep 1, 2023

We have a new sparse fail introduce by the L1 exit code:
https://github.com/thesofproject/sof/actions/runs/6046303049/job/16407636771?pr=8126

Fix submitted in

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@tmleman tmleman tmleman approved these changes

@lgirdwood lgirdwood lgirdwood approved these changes

@plbossart plbossart Awaiting requested review from plbossart plbossart is a code owner

@mmaka1 mmaka1 Awaiting requested review from mmaka1 mmaka1 is a code owner

@lbetlej lbetlej Awaiting requested review from lbetlej lbetlej is a code owner

@dbaluta dbaluta Awaiting requested review from dbaluta dbaluta is a code owner

@lyakh lyakh Awaiting requested review from lyakh

@marc-hb marc-hb Awaiting requested review from marc-hb

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
4 participants
@kv2019i @marc-hb @lgirdwood @tmleman