-
Notifications
You must be signed in to change notification settings - Fork 96
/
x86-sse2.S
251 lines (231 loc) · 6.4 KB
/
x86-sse2.S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
/*
* Copyright © 2011 Siarhei Siamashka <[email protected]>
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#if defined(__i386__) || defined(__amd64__)
.intel_syntax noprefix
.text
#define PREFETCH_DISTANCE 256
.macro asm_function_helper function_name
.global \function_name
.func \function_name
\function_name:
#ifdef __amd64__
#ifdef _WIN64
.set DST, rcx
.set SRC, rdx
.set SIZE, r8
#else
.set DST, rdi
.set SRC, rsi
.set SIZE, rdx
#endif
#else
mov eax, [esp + 4]
mov ecx, [esp + 8]
mov edx, [esp + 12]
.set DST, eax
.set SRC, ecx
.set SIZE, edx
#endif
.endm
.macro asm_function function_name
#if defined(_WIN32) && !defined(_WIN64)
asm_function_helper _\function_name
#else
asm_function_helper \function_name
#endif
.endm
.macro push3 a, b, c
push \a
push \b
push \c
.endm
.macro pop3 a, b, c
pop \c
pop \b
pop \a
.endm
/*****************************************************************************/
asm_function aligned_block_copy_movsb
0:
#ifdef __amd64__
push3 rdi rsi rcx
push3 DST SRC SIZE
pop3 rdi rsi rcx
rep movsb
pop3 rdi rsi rcx
#else
push3 edi esi ecx
push3 DST SRC SIZE
pop3 edi esi ecx
rep movsb
pop3 edi esi ecx
#endif
ret
.endfunc
asm_function aligned_block_copy_movsd
0:
#ifdef __amd64__
push3 rdi rsi rcx
push3 DST SRC SIZE
pop3 rdi rsi rcx
sar rcx, 2
rep movsd
pop3 rdi rsi rcx
#else
push3 edi esi ecx
push3 DST SRC SIZE
pop3 edi esi ecx
sar ecx, 2
rep movsd
pop3 edi esi ecx
#endif
ret
.endfunc
asm_function aligned_block_copy_sse2
0:
movdqa xmm0, [SRC + 0]
movdqa xmm1, [SRC + 16]
movdqa xmm2, [SRC + 32]
movdqa xmm3, [SRC + 48]
movdqa [DST + 0], xmm0
movdqa [DST + 16], xmm1
movdqa [DST + 32], xmm2
movdqa [DST + 48], xmm3
add SRC, 64
add DST, 64
sub SIZE, 64
jg 0b
ret
.endfunc
asm_function aligned_block_copy_nt_sse2
0:
movdqa xmm0, [SRC + 0]
movdqa xmm1, [SRC + 16]
movdqa xmm2, [SRC + 32]
movdqa xmm3, [SRC + 48]
movntdq [DST + 0], xmm0
movntdq [DST + 16], xmm1
movntdq [DST + 32], xmm2
movntdq [DST + 48], xmm3
add SRC, 64
add DST, 64
sub SIZE, 64
jg 0b
ret
.endfunc
asm_function aligned_block_copy_pf32_sse2
0:
prefetchnta [SRC + PREFETCH_DISTANCE]
prefetchnta [SRC + PREFETCH_DISTANCE + 32]
movdqa xmm0, [SRC + 0]
movdqa xmm1, [SRC + 16]
movdqa xmm2, [SRC + 32]
movdqa xmm3, [SRC + 48]
movdqa [DST + 0], xmm0
movdqa [DST + 16], xmm1
movdqa [DST + 32], xmm2
movdqa [DST + 48], xmm3
add SRC, 64
add DST, 64
sub SIZE, 64
jg 0b
ret
.endfunc
asm_function aligned_block_copy_nt_pf32_sse2
0:
prefetchnta [SRC + PREFETCH_DISTANCE]
prefetchnta [SRC + PREFETCH_DISTANCE + 32]
movdqa xmm0, [SRC + 0]
movdqa xmm1, [SRC + 16]
movdqa xmm2, [SRC + 32]
movdqa xmm3, [SRC + 48]
movntdq [DST + 0], xmm0
movntdq [DST + 16], xmm1
movntdq [DST + 32], xmm2
movntdq [DST + 48], xmm3
add SRC, 64
add DST, 64
sub SIZE, 64
jg 0b
ret
.endfunc
asm_function aligned_block_copy_pf64_sse2
0:
prefetchnta [SRC + PREFETCH_DISTANCE]
movdqa xmm0, [SRC + 0]
movdqa xmm1, [SRC + 16]
movdqa xmm2, [SRC + 32]
movdqa xmm3, [SRC + 48]
movdqa [DST + 0], xmm0
movdqa [DST + 16], xmm1
movdqa [DST + 32], xmm2
movdqa [DST + 48], xmm3
add SRC, 64
add DST, 64
sub SIZE, 64
jg 0b
ret
.endfunc
asm_function aligned_block_copy_nt_pf64_sse2
0:
prefetchnta [SRC + PREFETCH_DISTANCE]
movdqa xmm0, [SRC + 0]
movdqa xmm1, [SRC + 16]
movdqa xmm2, [SRC + 32]
movdqa xmm3, [SRC + 48]
movntdq [DST + 0], xmm0
movntdq [DST + 16], xmm1
movntdq [DST + 32], xmm2
movntdq [DST + 48], xmm3
add SRC, 64
add DST, 64
sub SIZE, 64
jg 0b
ret
.endfunc
asm_function aligned_block_fill_sse2
movdqa xmm0, [SRC + 0]
0:
movdqa [DST + 0], xmm0
movdqa [DST + 16], xmm0
movdqa [DST + 32], xmm0
movdqa [DST + 48], xmm0
add DST, 64
sub SIZE, 64
jg 0b
ret
.endfunc
asm_function aligned_block_fill_nt_sse2
movdqa xmm0, [SRC + 0]
0:
movntdq [DST + 0], xmm0
movntdq [DST + 16], xmm0
movntdq [DST + 32], xmm0
movntdq [DST + 48], xmm0
add DST, 64
sub SIZE, 64
jg 0b
ret
.endfunc
/*****************************************************************************/
#endif