Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

target/sim: Add VCS simulation flow #163

Open
wants to merge 8 commits into
base: main
Choose a base branch
from

make: Use Bender flags variable for VCS compile script

c76eb98
Select commit
Loading
Failed to load commit list.
Refresh
Sign in for the full log view
Open

target/sim: Add VCS simulation flow #163

make: Use Bender flags variable for VCS compile script
c76eb98
Select commit
Loading
Failed to load commit list.
GitHub Actions / verible-verilog-lint succeeded Dec 16, 2024 in 0s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (0)
Filtered Findings (0)
View more details on GitHub Actions