You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
There are prebuilt binaries distributed through conda available at https://github.com/hdl/conda-hdl including SystemVerilog support using the Surelog->UHDM->Yosys tooling.
Hi @mithro , Thank you for bringing this up, I will plan this feature to perform synthesis and bitstream generation for Xilinx as well as other FPGAs supported by f4pga in my next release.
It would be great to support the open source FPGA tooling from https://f4pga.org/ project. Examples on how to use the tooling for Xilinx 7 series parts can be found here -> https://f4pga-examples.readthedocs.io/en/latest/building-examples.html#xilinx-7-series
There are prebuilt binaries distributed through conda available at https://github.com/hdl/conda-hdl including SystemVerilog support using the Surelog->UHDM->Yosys tooling.
FYI - Xilinx has also published an open source version of the UniSim library @ https://github.com/Xilinx/XilinxUnisimLibrary
The text was updated successfully, but these errors were encountered: