Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[TASK] Fix riscv-tests with virtual memory on tandem #2605

Open
1 task done
valentinThomazic opened this issue Nov 15, 2024 · 0 comments
Open
1 task done

[TASK] Fix riscv-tests with virtual memory on tandem #2605

valentinThomazic opened this issue Nov 15, 2024 · 0 comments
Labels
CV64A6 Part: 64bits configuration notCV32A65X It is not an CV32A65X issue

Comments

@valentinThomazic
Copy link
Contributor

Is there an existing CVA6 task for this?

  • I have searched the existing task issues

Task Description

Fix the riscv-tests with virtual memory enabled on cv64a6_imafdc_sv39 with tandem enabled.

Required Changes

Make these tests pass :

  • rv64uf-v-fcmp
  • rv64uf-v-fdiv
  • rv64uf-v-fmin
  • rv64ud-v-move

Current Status

The tests are failing because they are more than 5 mismatches, mostly CSR-related on csrrw instructions

Risks

No response

Prerequisites

No response

KPI (KEY Performance Indicators)

Number of tests passing on riscv-tests-v testlist on cv64a6_imafdc_sv39 configuration and testharness testbench

Description of Done

All tests passing

Associated PRs

No response

@valentinThomazic valentinThomazic added the CV64A6 Part: 64bits configuration label Nov 15, 2024
@JeanRochCoulon JeanRochCoulon added the notCV32A65X It is not an CV32A65X issue label Nov 18, 2024
JeanRochCoulon pushed a commit that referenced this issue Nov 18, 2024
* Disable tandem on riscv-tests-v testlist
* More relevant error message on report tandem script
Related issue: #2605
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
CV64A6 Part: 64bits configuration notCV32A65X It is not an CV32A65X issue
Projects
None yet
Development

No branches or pull requests

2 participants