Skip to content

Actions: openhwgroup/cva6

Actions

ci

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
ci.yml
304 workflow run results
304 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[bot]: Add stale-bot ci #1512: Commit c865125 pushed by zarubaf
October 19, 2023 13:52 Failure zarubaf/feature/stale-bot
zarubaf/feature/stale-bot
October 19, 2023 13:52 Failure
[bot] Add stale-bot ci #1511: Pull request #1552 opened by zarubaf
October 19, 2023 13:40 1h 37m 53s zarubaf/feature/stale-bot
zarubaf/feature/stale-bot
October 19, 2023 13:40 1h 37m 53s
[bot]: Add stale-bot ci #1510: Commit 97dc937 pushed by zarubaf
October 19, 2023 13:40 1h 9m 36s zarubaf/feature/stale-bot
zarubaf/feature/stale-bot
October 19, 2023 13:40 1h 9m 36s
[DOCS] Add Zcb Instructions in CVA6 user guide and requirement specification ci #1509: Pull request #1536 synchronize by Abdulwadoodd
October 19, 2023 10:40 1h 8m 32s 10x-Engineers:zcb_docs
10x-Engineers:zcb_docs
October 19, 2023 10:40 1h 8m 32s
ci(dev): run synthesis tests only when RTL has changed (#1550) ci #1508: Commit d2d178d pushed by JeanRochCoulon
October 19, 2023 10:22 1h 1m 51s master
master
October 19, 2023 10:22 1h 1m 51s
resolving lint warnings... ci #1507: Pull request #1529 synchronize by fatimasaleem
October 19, 2023 10:14 1h 5m 2s 10x-Engineers:lint-fixes
10x-Engineers:lint-fixes
October 19, 2023 10:14 1h 5m 2s
ci(dev): run synthesis tests only when RTL has changed ci #1506: Pull request #1550 opened by cathales
October 19, 2023 10:01 1h 0m 14s ThalesSiliconSecurity:ci-cond-synthesis
ThalesSiliconSecurity:ci-cond-synthesis
October 19, 2023 10:01 1h 0m 14s
Delete remaining files from riscv-isa-sim ci #1505: Pull request #1549 opened by MarioOpenHWGroup
October 19, 2023 08:20 59m 49s MarioOpenHWGroup:spike-from-cvv-remaining-files
MarioOpenHWGroup:spike-from-cvv-remaining-files
October 19, 2023 08:20 59m 49s
ci: enable job status checker in "dev" pipeline ci #1504: Pull request #1548 opened by cathales
October 19, 2023 08:09 59m 3s ThalesSiliconSecurity:ci-report-env-failure
ThalesSiliconSecurity:ci-report-env-failure
October 19, 2023 08:09 59m 3s
perf_counters: Fix counter resetting to zero ci #1503: Pull request #1546 synchronize by bluewww
October 18, 2023 23:12 58m 3s pulp-platform:fix-perf-counter-resets
pulp-platform:fix-perf-counter-resets
October 18, 2023 23:12 58m 3s
perf_counters: Fix counter resetting to zero ci #1502: Pull request #1546 opened by bluewww
October 18, 2023 23:09 1h 33m 55s pulp-platform:fix-perf-counter-resets
pulp-platform:fix-perf-counter-resets
October 18, 2023 23:09 1h 33m 55s
[HOTFIX] Delete vendor/patches/riscv/riscv-isa-sim directory (#1545) ci #1501: Commit d29021e pushed by JeanRochCoulon
October 18, 2023 18:42 1h 30m 30s master
master
October 18, 2023 18:42 1h 30m 30s
Delete vendor/patches/riscv/riscv-isa-sim directory ci #1500: Pull request #1545 opened by JeanRochCoulon
October 18, 2023 17:40 1h 31m 4s JeanRochCoulon-patch-3
JeanRochCoulon-patch-3
October 18, 2023 17:40 1h 31m 4s
Delete vendor/patches/riscv/riscv-isa-sim directory ci #1499: Commit d460fc1 pushed by JeanRochCoulon
October 18, 2023 17:40 1h 37m 37s JeanRochCoulon-patch-3
JeanRochCoulon-patch-3
October 18, 2023 17:40 1h 37m 37s
Get spike from cvv repo (#1544) ci #1498: Commit 3e72504 pushed by JeanRochCoulon
October 18, 2023 15:39 1h 34m 31s master
master
October 18, 2023 15:39 1h 34m 31s
tracer: Use hart_id for trace file format (#1543) ci #1497: Commit 20c6556 pushed by JeanRochCoulon
October 18, 2023 15:39 58m 24s master
master
October 18, 2023 15:39 58m 24s
verible-verilog-format: apply it on core directory (#1540) ci #1496: Commit 7cd183b pushed by JeanRochCoulon
October 18, 2023 14:36 1h 5m 23s master
master
October 18, 2023 14:36 1h 5m 23s
Change install-spike.sh to get the sources from cvv ci #1495: Pull request #1544 opened by MarioOpenHWGroup
October 18, 2023 13:51 56m 5s MarioOpenHWGroup:spike-from-cvv
MarioOpenHWGroup:spike-from-cvv
October 18, 2023 13:51 56m 5s
tracer: Use hart_id for trace file format ci #1494: Pull request #1543 opened by zarubaf
October 18, 2023 13:05 56m 50s axelera-ai:dev
axelera-ai:dev
October 18, 2023 13:05 56m 50s
Bump verif/core-v-verif from 580ea6f to 91b01d2 (#1539) ci #1493: Commit 3d47805 pushed by JeanRochCoulon
October 18, 2023 08:52 1h 3m 25s master
master
October 18, 2023 08:52 1h 3m 25s
verible-verilog-format: apply it on core directory ci #1492: Pull request #1540 opened by ASintzoff
October 18, 2023 08:39 59m 10s ThalesSiliconSecurity:pr-verible-core
ThalesSiliconSecurity:pr-verible-core
October 18, 2023 08:39 59m 10s
Bump verif/core-v-verif from 580ea6f to 91b01d2 ci #1491: Pull request #1539 opened by dependabot bot
October 18, 2023 07:39 56m 44s dependabot/submodules/verif/core-v-verif-91b01d2
dependabot/submodules/verif/core-v-verif-91b01d2
October 18, 2023 07:39 56m 44s
Bump verif/core-v-verif from 580ea6f to 91b01d2 ci #1490: Commit a4b630c pushed by dependabot bot
October 18, 2023 07:39 1h 9m 5s dependabot/submodules/verif/core-v-verif-91b01d2
dependabot/submodules/verif/core-v-verif-91b01d2
October 18, 2023 07:39 1h 9m 5s
DIsable Zicond extension (#1537) ci #1489: Commit f5ad0ec pushed by JeanRochCoulon
October 17, 2023 20:18 1h 31m 4s master
master
October 17, 2023 20:18 1h 31m 4s
ci: use spike from core-v-verif (#1538) ci #1488: Commit 879f84e pushed by JeanRochCoulon
October 17, 2023 20:06 1h 6m 9s master
master
October 17, 2023 20:06 1h 6m 9s