Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

SystemVerilog not working #486

Open
jagjordi opened this issue Sep 19, 2024 · 0 comments
Open

SystemVerilog not working #486

jagjordi opened this issue Sep 19, 2024 · 0 comments

Comments

@jagjordi
Copy link

I can see that systemverilog is supported in theory. However it does not seem to work for me.
Could someone help me figure out why? Other languages work fine
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@jagjordi