Optimize for latency in memory loads

[jerinphilip]

Intel appears to be hiding latency by means of loop unrolling which does work on processors while waiting on memory loads. Try to find similar stuff in NEON and add that optimization into the pipeline.

https://stackoverflow.com/questions/46871005/how-to-unroll-a-for-loop-using-template-metaprogramming