Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

RTL-verification (sky130A) #357

Open
srknkrdnz opened this issue Apr 16, 2024 · 5 comments · May be fixed by #361
Open

RTL-verification (sky130A) #357

srknkrdnz opened this issue Apr 16, 2024 · 5 comments · May be fixed by #361

Comments

@srknkrdnz
Copy link

ı can not copy my repositories.
Test: RTL-counter_la has passed
Start running test: RTL-counter_wb
Fail: Test RTL-counter_wb has Failed for more info refer to /home/runner/work/chip/chip/verilog/dv/cocotb/sim/rtl_verification/RTL-counter_wb/counter_wb.log
ı recieved this issue. please help me
@M0stafaRady
Copy link
Member

Can you provide more information about what are you trying to do and when did you face this issue?

@srknkrdnz
Copy link
Author

I am using virtual machine on windows(ubuntu). I can't copy this to my repository.i am attaching screenshots. What kind of information do you request to me.
IMG_3559
IMG_3558

@M0stafaRady
Copy link
Member

You can ignore this failure for now it's not a real error. we will take of it soon.

@srknkrdnz
Copy link
Author

Thanks for your information. I tried that but couldn't compile.I copied direct openlane repository.Now i am using.

@vijayank88
Copy link

@M0stafaRady Still this issue not fixed. Can you run and check it once and what could the fix?

Start running test:  RTL-counter_wb 
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:76   in set_program_name_in_venv        Did not detect Python virtual environment. Using system-wide Python interpreter
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.8.0 from /usr/local/lib/python3.10/dist-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1715935980
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test caravel_cocotb.interfaces.common_functions.test_functions.report_test.<locals>.wrapper_func
     0.00ns INFO     cocotb.regression                  running report_test.<locals>.wrapper_func (1/1)
/usr/local/lib/python3.10/dist-packages/caravel_cocotb/interfaces/common_functions/Timeout.py:19: DeprecationWarning: This method is now private.
  cocotb.scheduler.add(self._timeout_check())
/usr/local/lib/python3.10/dist-packages/caravel_cocotb/interfaces/common_functions/test_functions.py:62: DeprecationWarning: This method is now private.
  cocotb.scheduler.add(max_num_error(num_error, caravelEnv.clk))
     0.00ns INFO     cocotb                              [caravel] start powering up
Reading firmware.hex
firmware.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile waves.vcd opened for output.
   225.00ns INFO     cocotb                              [caravel] power up -> connect vdd
   225.00ns INFO     cocotb                              [caravel] power up -> connect vcc
 ===WARNING=== sky130_fd_io__top_xres4v2 :  Width of Input pulse for PAD input (= 225.00 ns)  is found to be in 	he range:  50 ns - 600 ns. In this range, the delay and pulse suppression of the input pulse are PVT dependent. : caravel_top.uut.padframe.resetb_pad       225
   475.00ns INFO     cocotb                              [caravel] disable housekeeping SPI transmission
   525.00ns INFO     cocotb                              [caravel] start resetting
 ===WARNING=== sky130_fd_io__top_xres4v2 :  Width of Input pulse for PAD input (= 300.00 ns)  is found to be in 	he range:  50 ns - 600 ns. In this range, the delay and pulse suppression of the input pulse are PVT dependent. : caravel_top.uut.padframe.resetb_pad       525
 ===WARNING=== sky130_fd_io__top_xres4v2 :  Width of Input pulse for PAD input (= 500.00 ns)  is found to be in 	he range:  50 ns - 600 ns. In this range, the delay and pulse suppression of the input pulse are PVT dependent. : caravel_top.uut.padframe.resetb_pad      1025
  1050.00ns INFO     cocotb                              [caravel] finish resetting
  1325.00ns INFO     cocotb                             [TEST] Start counter_wb test
  1325.00ns INFO     cocotb                              [caravel] release housekeeping SPI transmission
113075.00ns WARNING  cocotb                             simulation are only 18096 cycles away from TIMEOUT 
226175.00ns WARNING  cocotb                             simulation are only 13572 cycles away from TIMEOUT 
339275.00ns WARNING  cocotb                             simulation are only 9048 cycles away from TIMEOUT 
452375.00ns WARNING  cocotb                             simulation are only 4524 cycles away from TIMEOUT 
565475.00ns WARNING  cocotb                             simulation are only 0 cycles away from TIMEOUT 
565475.00ns ERROR    ..tb.Task 0.Timeout._timeout_check Exception raised by this forked coroutine
/usr/local/lib/python3.10/dist-packages/cocotb/scheduler.py:587: FutureWarning: "Unwatched" tasks that throw exceptions will not cause the test to fail. See issue #2664 for more details.
  warnings.warn(
565475.00ns INFO     cocotb.regression                  report_test.<locals>.wrapper_func failed
                                                        Traceback (most recent call last):
                                                          File "/usr/local/lib/python3.10/dist-packages/caravel_cocotb/interfaces/common_functions/Timeout.py", line 31, in _timeout_check
                                                            raise SimTimeoutError(
                                                        cocotb.result.SimTimeoutError: simulation exceeds the max number of cycles 22620
565475.00ns INFO     cocotb.regression                  *****************************************************************************************************************************************************
                                                        ** TEST                                                                                         STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************************************************************************
                                                        ** caravel_cocotb.interfaces.common_functions.test_functions.report_test.<locals>.wrapper_func   FAIL      565475.00          29.75      19009.70  **
                                                        *****************************************************************************************************************************************************
                                                        ** TESTS=1 PASS=0 FAIL=1 SKIP=0                                                                            565475.00          29.80      18974.29  **
                                                        *****************************************************************************************************************************************************
                                                        
Fail: Test RTL-counter_wb has Failed for more info refer to /home/vijayan/OPENLANE_FLOW/caravel_user_project/verilog/dv/cocotb/sim/run_17_May_14_21_15_45/RTL-counter_wb/counter_wb.log

counter_wb.log

@M0stafaRady M0stafaRady linked a pull request May 19, 2024 that will close this issue
fix time out for counter_wb test #361
Open
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging a pull request may close this issue.

fix time out for counter_wb test efabless/caravel_user_project
3 participants
@vijayank88 @srknkrdnz @M0stafaRady