Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Error of missing module and re-definition #88

Open
AyaseErii opened this issue Jun 20, 2022 · 0 comments
Open

Error of missing module and re-definition #88

AyaseErii opened this issue Jun 20, 2022 · 0 comments

Comments

@AyaseErii
Copy link

Hello, I am trying to run the design of caravel-OpenFPGA-EF but I cannot synthesize the design, and it shows the error message below:

13. Executing Verilog-2005 frontend: /openlane/designs/user_project_wrapper/src/sub_module/user_project_wrapper.v
/openlane/designs/user_project_wrapper/src/sub_module/user_project_wrapper.v:31: ERROR: Re-definition of module `\user_project_wrapper'!
child process exited abnormally

I realized the user_project_wrapper module has been redefined in the /sub_module/user_project_wrapper.v so I just remove the file, and ran the OpenLane again, but the error come out as following:

39.1. Analyzing design hierarchy..
ERROR: Module `\sky130_fd_sc_hd__ebufn_4' referenced in module `\user_project_wrapper' in cell `\FPGA2SOC_OUT_31_DEMUX_LA' is not part of the design.

I put the design .v files in the user_project_wrapper as shown the screenshots

image
image

OpenLane example files can work perfectly. I have been stuck due to this error for a long time but I still cannot find out what is wrong. Could anyone point me to the right direction to solve this issue? I will appreciate it!

Thanks!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant