Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Cache circuit compilation across successive invocations of forge test #12

Open
yi-sun opened this issue Jan 29, 2024 · 0 comments
Open

Comments

@yi-sun
Copy link
Contributor

yi-sun commented Jan 29, 2024

For larger circuits, compilation time can take ~ minutes to run tests.

We'll need to add guardrails to prevent scenarios where new circuit changes aren't reflected in the old compile. A simple solution would be to store a hash of the last compiled circuit and only re-compile if it changes.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant