Skip to content

Issues: alexforencich/cocotbext-axi

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

40 Open 30 Closed
40 Open 30 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Whether wstrb can be configured in init_write()?
#96 opened Dec 5, 2024 by sfyhhh
issue with axil_master.read
#95 opened Dec 2, 2024 by constant007
4
Issue with verilator >= 5.022
#93 opened Oct 4, 2024 by ollie-etl
Option to drive channel signals back to 0 when valid is low
#92 opened Sep 26, 2024 by darsor
2
Documentation AXI and AXI lite slave part did not work for me
#90 opened Aug 8, 2024 by kuriousd
Simultaneous read access on DMA
#89 opened Jun 25, 2024 by Hitz337
LogicArray in cocotb has been rewritten
#88 opened Jun 5, 2024 by davekeeshan
1
1
[Question] How can I receive more than just four bytes? What I'm I doing wrong?
#87 opened May 28, 2024 by sibeov
8
cocotb-bus.bus implements the bus_separator to which you removed access to the axi-lite
#86 opened May 16, 2024 by nltcn
Writing to / Reading of AxiRam from the hardware DUT hang when adding when loops to the test bench
#85 opened Apr 8, 2024 by JeffreyWong20
Issue accessing AXI4Lite bus signals wrapped in a VHDL record
#83 opened Mar 20, 2024 by yotarid
2
Setting optional arguments arid,awid in AxiMaster don't seem to work
#80 opened Jan 30, 2024 by mvsoliveira
No support for suffixed AXI bus signal names
#78 opened Dec 11, 2023 by yotarid
Conditional logging
#75 opened Dec 1, 2023 by ollie-etl
AxiStreamSink not reading signed_int from dut
#74 opened Nov 8, 2023 by thenameisT
5
Something is broken between 0.1.20 and 0.1.22
#73 opened Nov 3, 2023 by rodrigomelo9
Axis DUT signal naming
#70 opened Sep 21, 2023 by davidp135
1
AxiStreamSink cannot handle tdata X-bytes for bytes to ignore (tkeep=0)
#64 opened Jun 20, 2023 by svsi
1
Axi Streaming is missing support for tstrb
#61 opened Apr 10, 2023 by ollie-etl
address may exeed signal width
#59 opened Feb 27, 2023 by boryahlopunov
2
axi address width causing overflow
#58 opened Feb 21, 2023 by CharAznable97
5
Manually set a bus signal as optional even if present
#54 opened Jan 10, 2023 by patrickrst
5
AxiLiteMaster reads forever
#53 opened Jan 1, 2023 by vacagonzalo
8
Small bugs at axi_slave.py
#49 opened Nov 25, 2022 by spoursalidis
AXIStream: self.width = len(self.bus.tdata) TypeError: object of type 'NoneType' has no len()
#42 opened Apr 20, 2022 by garmin-brandonb
19
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.