forked from testaco/DCP6
-
Notifications
You must be signed in to change notification settings - Fork 1
/
dcp6test4.ucf
170 lines (166 loc) · 7.52 KB
/
dcp6test4.ucf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
#PACE: Start of Constraints for DCP-6 with wide-band tuner
CONFIG VCCAUX = "3.3" ;
NET "CLK" PERIOD = 12.5 ns ;
# LED and test registers are not critical
NET "t5/q" TIG ;
NET "tdcd" TIG ;
NET "tfcda" TIG ;
NET "redreg" TIG ;
NET "grnreg" TIG ;
#NET "pttreg" TIG ;
# T/R switch and modem configuration occur when reset
NET "dem/sfs" TIG ;
NET "dem/nfl" TIG ;
NET "dem/dly<*" TIG ;
NET "dem/fm" TIG ;
NET "dem/minmag<*" TIG ;
NET "dem/ptt" TIG ;
NET "dem/xmt" TIG ;
# UART I/O delays OK
NET "uart0/rxd0" TIG ;
NET "uart0/txd0" TIG ;
# ignore delays between MCLK and RCLK clock domains
NET "enet/sdata<*" TIG ;
NET "enet/synwr/t" TIG ;
NET "enet/synsof/t" TIG ;
NET "enet/synrxce/t" TIG ;
NET "enet/syneof/t" TIG ;
NET "enet/rxd8<*" TIG ;
NET "enet/txe" TIG ;
# Tuner interface between internal and external clocks
NET "fe/xmt" TIG ;
NET "fe/crst" TIG ;
NET "fe/syniowr1/t" TIG ;
# Tuner configuration registers
NET "fe/frq0<*" TIG ;
NET "fe/frq1<*" TIG ;
# FIR configuration registers
NET "fe/sc1<*" TIG ;
NET "fe/sc2<*" TIG ;
NET "fe/ca1<*" TIG ;
NET "fe/ca2<*" TIG ;
NET "fe/plsw<*" TIG ;
NET "fe/pmsw<*" TIG ;
NET "fe/syniowr3/t" TIG ;
NET "fe/syniowr5/t" TIG ;
# Tuner data input
NET "fe/fir1/ready" TIG ;
NET "fe/syniv/t" TIG ;
NET "fe/xi<*" TIG ;
NET "fe/yi<*" TIG ;
# Tuner data output
NET "fe/synov/t" TIG ;
NET "fe/xo<*" TIG ;
NET "fe/yo<*" TIG ;
#NET "fe/xo_*" TIG ;
#NET "fe/yo_*" TIG ;
# Tuner status
NET "fe/syniord/t" TIG ;
NET "fe/mixovff" TIG ;
#NET "fe/fir1ovff" TIG ;
#NET "fe/fir2ovff" TIG ;
# FIFO output
NET "fe/fifo/q<*" TIG ;
# ADC status
NET "synmax/t" TIG ;
NET "adcovf" TIG ;
NET "max/m<*" TIG ;
# FFT status is asynchronous
#NET "fft/fftint" TIG ;
#PACE: Start of PACE I/O Pin Assignments
# Frequency reference input
NET "REF" LOC = "A9" | IOSTANDARD = LVCMOS33 ;
# Ethernet PHY
NET "REFCLK" LOC = "A4" | IOSTANDARD = LVCMOS18_JEDEC | DRIVE = 16 | SLEW = FAST ;
NET "TXD<0>" LOC = "A11" | IOSTANDARD = LVCMOS18_JEDEC | DRIVE = 8 | SLEW = FAST ;
NET "TXD<1>" LOC = "B12" | IOSTANDARD = LVCMOS18_JEDEC | DRIVE = 8 | SLEW = FAST ;
NET "TXV" LOC = "B10" | IOSTANDARD = LVCMOS18_JEDEC | DRIVE = 8 | SLEW = FAST ;
NET "RXD<0>" LOC = "A5" | IOSTANDARD = LVCMOS18_JEDEC ;
NET "RXD<1>" LOC = "B5" | IOSTANDARD = LVCMOS18_JEDEC ;
#NET "RXER" LOC = "A6" | IOSTANDARD = LVCMOS18_JEDEC ;
NET "RXV" LOC = "B6" | IOSTANDARD = LVCMOS18_JEDEC ;
NET "MINT" LOC = "A8" | IOSTANDARD = LVCMOS18_JEDEC ;
NET "MDIO" LOC = "A7" | IOSTANDARD = LVCMOS18_JEDEC | DRIVE = 2 | SLEW = SLOW ;
NET "MDC" LOC = "B8" | IOSTANDARD = LVCMOS18_JEDEC | DRIVE = 2 | SLEW = SLOW ;
NET "RSTN" LOC = "A10" | IOSTANDARD = LVCMOS18_JEDEC | DRIVE = 4 | SLEW = SLOW ;
# TX I/O connector
NET "IO<0>" LOC = "B16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "IO<1>" LOC = "C16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "IO<2>" LOC = "D16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "IO<3>" LOC = "E16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "IO<4>" LOC = "E15" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
# ALC (SS2=LSDAC, SS3=LSADC)
NET "SCK2" LOC = "F16" | IOSTANDARD = LVCMOS33 | DRIVE = 2 | SLEW = SLOW ;
NET "SDI2" LOC = "F15" | IOSTANDARD = LVCMOS33 ;
NET "SDO2" LOC = "H16" | IOSTANDARD = LVCMOS33 | DRIVE = 2 | SLEW = SLOW ;
NET "SS2N" LOC = "H14" | IOSTANDARD = LVCMOS33 | DRIVE = 2 | SLEW = SLOW ;
NET "SS3N" LOC = "G16" | IOSTANDARD = LVCMOS33 | DRIVE = 2 | SLEW = SLOW ;
# DAC clock input and data output
NET "CLK" LOC = "J16" | IOSTANDARD = LVCMOS33 ;
NET "CLK" IN_TERM = UNTUNED_SPLIT_75 ;
NET "DAC<0>" LOC = "T15" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<1>" LOC = "R16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<2>" LOC = "R15" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<3>" LOC = "P16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<4>" LOC = "P15" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<5>" LOC = "N16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<6>" LOC = "M15" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<7>" LOC = "M16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<8>" LOC = "L14" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<9>" LOC = "L16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<10>" LOC = "K15" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<11>" LOC = "K16" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<12>" LOC = "J14" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "DAC<13>" LOC = "H15" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
# Flash Memory
NET "SCK" LOC = "R11" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "MISO" LOC = "P10" | IOSTANDARD = LVCMOS33 ;
NET "MOSI" LOC = "T10" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "SSN" LOC = "T3" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
NET "WPN" LOC = "N12" | IOSTANDARD = LVCMOS33 ;
NET "HLDN" LOC = "P12" | IOSTANDARD = LVCMOS33 ;
# Open-drain driver
NET "PTT" LOC = "T8" | IOSTANDARD = LVCMOS33 | DRIVE = 2 | SLEW = SLOW ;
# Red and green LEDs
NET "REDLED" LOC = "T5" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "GRNLED" LOC = "T6" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
# Sigma-delta DAC for VCXO tuning
NET "VCXO" LOC = "T4" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
# ADC data and clock input
#NET "ADC<0>" LOC = "R1" | IOSTANDARD = LVCMOS18 ;
#NET "ADC<1>" LOC = "R2" | IOSTANDARD = LVCMOS18 ;
NET "ADC<2>" LOC = "P1" | IOSTANDARD = LVCMOS18 ;
NET "ADC<3>" LOC = "P2" | IOSTANDARD = LVCMOS18 ;
NET "ADC<4>" LOC = "N1" | IOSTANDARD = LVCMOS18 ;
NET "ADC<5>" LOC = "N3" | IOSTANDARD = LVCMOS18 ;
NET "ADC<6>" LOC = "M1" | IOSTANDARD = LVCMOS18 ;
NET "ADC<7>" LOC = "M2" | IOSTANDARD = LVCMOS18 ;
NET "ADC<8>" LOC = "L1" | IOSTANDARD = LVCMOS18 ;
NET "ADC<9>" LOC = "L3" | IOSTANDARD = LVCMOS18 ;
NET "ADC<10>" LOC = "K1" | IOSTANDARD = LVCMOS18 ;
NET "ADC<11>" LOC = "K2" | IOSTANDARD = LVCMOS18 ;
NET "ADC<12>" LOC = "J1" | IOSTANDARD = LVCMOS18 ;
NET "ADC<13>" LOC = "J3" | IOSTANDARD = LVCMOS18 ;
NET "ADC<14>" LOC = "H1" | IOSTANDARD = LVCMOS18 ;
NET "ADC<15>" LOC = "H2" | IOSTANDARD = LVCMOS18 ;
NET "OVF" LOC = "G3" | IOSTANDARD = LVCMOS18 ;
#NET "OVFN" LOC = "G1" | IOSTANDARD = LVCMOS18 ;
NET "DCO" LOC = "F2" | IOSTANDARD = LVCMOS18 ;
#NET "DCON" LOC = "F1" | IOSTANDARD = LVCMOS18 ;
# ADC SPI port
NET "ADCSCK" LOC = "E2" | IOSTANDARD = LVCMOS33 | DRIVE = 2 | SLEW = SLOW ;
NET "ADCSDIO" LOC = "E1" | IOSTANDARD = LVCMOS33 | DRIVE = 2 | SLEW = SLOW ;
NET "ADCCSN" LOC = "D1" | IOSTANDARD = LVCMOS33 | DRIVE = 2 | SLEW = SLOW ;
# RX I/O connector
NET "IO<5>" LOC = "C1" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "IO<6>" LOC = "C2" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "IO<7>" LOC = "B1" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "IO<8>" LOC = "B2" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
NET "IO<9>" LOC = "A2" | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW ;
# UART
NET "URXD" LOC = "C3" | IOSTANDARD = LVCMOS33 ;
NET "UTXD" LOC = "B3" | IOSTANDARD = LVCMOS33 | DRIVE = 2 | SLEW = SLOW ;
NET "UTXE" LOC = "A3" | IOSTANDARD = LVCMOS33 | DRIVE = 2 | SLEW = SLOW ;
#PACE: Start of PACE Area Constraints
#PACE: Start of PACE Prohibit Constraints
#PACE: End of Constraints generated by PACE