You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Welcome to the Swansea University EmSys (Embedded Systems) module.
This repository contains various useful bits and pieces for the course, such as a schedule, datasheets, and various other things.
For this course, I will primarily use GitHub to host lecture and lab content. Below is a table detailing the lecture and labs' timing, along with links to the relevant GitHub page. Most of the repositories are currently private but will be made public before the appropriate lab/lecture.
All the lab work is completed in pairs. Pairing will be determined at the start of term.
A "Signoff" assessment type means that I will look over your GitHub repository and check that the task has been completed and then update the marks.
An "Individual report" assessment type means that each student will need to submit an individual report for marking, where feedback is returned within 2 weeks. These larger assignments will be submitted via canvas.
Lab/CW Schedule
Lab/CW
Release date
Due Date
Lab 1
05/10/2021
25/10/2021 @ 11am
Lab 2
11/10/2021
25/10/2021 @ 11am
Lab 3
18/10/2021
25/10/2021 @ 11am
Lab 4
26/10/2021
22/11/2021 @ 11am
Lab 5
05/11/2021
22/11/2021 @ 11am
CW 1
08/11/2021
08/12/2021 @ 11am
Exams
There a 50% exam component for this module.
A practice exam can be found [here] along with videos explaining the answers to the questions.
Some components in the module this term have changed slightly, closer to the exam I will add additional practice questions for the additional content on the module.