forked from chipsalliance/verible
-
Notifications
You must be signed in to change notification settings - Fork 0
/
verilog_lexer.cc
65 lines (55 loc) · 1.96 KB
/
verilog_lexer.cc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
// Copyright 2017-2020 The Verible Authors.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
#include "verilog/parser/verilog_lexer.h"
#include "absl/strings/string_view.h"
#include "common/text/token_info.h"
#include "verilog/parser/verilog_token_enum.h"
namespace verilog {
using verible::TokenInfo;
VerilogLexer::VerilogLexer(absl::string_view code) : parent_lexer_type(code) {}
void VerilogLexer::Restart(absl::string_view code) {
parent_lexer_type::Restart(code);
balance_ = 0;
macro_id_length_ = 0;
macro_arg_length_ = 0;
}
bool VerilogLexer::TokenIsError(const TokenInfo& token) const {
// TODO(fangism): Distinguish different lexical errors by returning different
// enums.
return token.token_enum() == TK_OTHER;
}
bool VerilogLexer::KeepSyntaxTreeTokens(const TokenInfo& t) {
switch (t.token_enum()) {
case TK_COMMENT_BLOCK: // fall-through
case TK_EOL_COMMENT: // fall-through
case TK_ATTRIBUTE: // fall-through
case TK_SPACE: // fall-through
case TK_NEWLINE:
case TK_LINE_CONT:
// TODO(fangism): preserve newlines until after some preprocessing steps.
return false;
default:
return true;
}
}
void RecursiveLexText(absl::string_view text,
const std::function<void(const TokenInfo&)>& func) {
VerilogLexer lexer(text);
while (true) {
const TokenInfo& subtoken(lexer.DoNextToken());
if (subtoken.isEOF()) break;
func(subtoken);
}
}
} // namespace verilog