-
Notifications
You must be signed in to change notification settings - Fork 315
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
root scope declaration is not allowed in verilog 95/2K mode #27
Comments
@ProMach |
@ProMach I'm facing exactly same problem. However, I'm wondering if the simulation is really workable? It seems that there is no usual testbench file for simulation. Does that means I can only verify the design by generate bitstream then load to FPGA? Any comment would be extremely appreciated. |
@YiSyuanChen You could probably write your own simulation testbench, but for me, I use waveforms captured using ILA (some people call it as chipscope) which you should be very familiar with |
@ProMach Thanks for your rapid response, and you give a really useful information!! I'll check it in this way. |
I am using Vivado version 2017.2 as well as the default supported 2015.4 version to simulate the design. However, I got into the above errors. These errors only occur during simulation, not during synthesis/P&R stages.
I have tried both solution (introducing module wrapper as well as setting the file type as systemverilog) as in https://stackoverflow.com/questions/44979043/vivado-sim-error-root-scope-declaration-is-not-allowed-in-verilog-95-2k-mode , but they do not solve the above errors.
The text was updated successfully, but these errors were encountered: