forked from ARM-software/CMSIS-RTX
-
Notifications
You must be signed in to change notification settings - Fork 0
/
ARM.CMSIS-RTX.pdsc
781 lines (706 loc) · 37.3 KB
/
ARM.CMSIS-RTX.pdsc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
<?xml version="1.0" encoding="UTF-8"?>
<package schemaVersion="1.7.36" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="https://raw.githubusercontent.com/Open-CMSIS-Pack/Open-CMSIS-Pack-Spec/v1.7.36/schema/PACK.xsd">
<name>CMSIS-RTX</name>
<description>RTX RTOS implementation of CMSIS-RTOS2 API</description>
<vendor>ARM</vendor>
<license>LICENSE</license>
<licenseSets>
<licenseSet id="all" default="true" gating="true">
<license name="LICENSE" title="Apache 2.0 open-source license" spdx="Apache-2.0"/>
</licenseSet>
</licenseSets>
<url>https://www.keil.com/pack/</url>
<releases>
<release version="1.0.0">
Initial pack release ...
</release>
</releases>
<requirements>
<packages>
<package vendor="ARM" name="CMSIS" version="6.0.0-0"/>
</packages>
</requirements>
<conditions>
<!-- TrustZone -->
<condition id="No TrustZone">
<description>No TrustZone</description>
<require Dtz="NO_TZ"/>
</condition>
<condition id="TZ Disabled">
<description>TrustZone (Disabled)</description>
<require Dtz="TZ"/>
<require Dsecure="TZ-disabled"/>
</condition>
<condition id="TZ Secure">
<description>TrustZone (Secure)</description>
<require Dtz="TZ"/>
<require Dsecure="Secure"/>
</condition>
<condition id="TZ Non-secure">
<description>TrustZone (Non-secure)</description>
<require Dtz="TZ"/>
<require Dsecure="Non-secure"/>
</condition>
<!-- Arm architecture -->
<condition id="ARMv6-M Device">
<description>Armv6-M architecture based device</description>
<accept Dcore="Cortex-M0"/>
<accept Dcore="Cortex-M1"/>
<accept Dcore="Cortex-M0+"/>
<accept Dcore="SC000"/>
</condition>
<condition id="ARMv7-M Device">
<description>Armv7-M architecture based device</description>
<accept Dcore="Cortex-M3"/>
<accept Dcore="Cortex-M4"/>
<accept Dcore="Cortex-M7"/>
<accept Dcore="SC300"/>
</condition>
<condition id="ARMv7-M Device without FPU">
<description>Armv7-M architecture based device without FPU</description>
<require condition="ARMv7-M Device"/>
<require Dfpu="NO_FPU"/>
</condition>
<condition id="ARMv7-M Device with FPU">
<description>Armv7-M architecture based device with FPU</description>
<require condition="ARMv7-M Device"/>
<accept Dfpu="SP_FPU"/>
<accept Dfpu="DP_FPU"/>
</condition>
<condition id="ARMv8-MBL Device">
<description>Armv8-M base line architecture based device</description>
<accept Dcore="ARMV8MBL"/>
<accept Dcore="Cortex-M23"/>
</condition>
<condition id="ARMv8-MML Device">
<description>Armv8-M main line architecture based device</description>
<accept Dcore="ARMV8MML"/>
<accept Dcore="Cortex-M33"/>
<accept Dcore="Cortex-M35P"/>
<accept Dcore="Star-MC1"/>
</condition>
<condition id="ARMv8-MML Device without FPU/MVE">
<description>Armv8-M main line architecture based device without FPU/MVE</description>
<require condition="ARMv8-MML Device"/>
<require Dfpu="NO_FPU"/>
<require Dmve="NO_MVE"/>
</condition>
<condition id="ARMv8-MML Device with FPU/MVE">
<description>Armv8-M main line architecture based device with FPU/MVE</description>
<require condition="ARMv8-MML Device"/>
<accept Dfpu="SP_FPU"/>
<accept Dfpu="DP_FPU"/>
<accept Dmve="MVE"/>
<accept Dmve="FP_MVE"/>
</condition>
<condition id="ARMv81-MML Device">
<description>Armv8.1-M main line architecture based device</description>
<accept Dcore="ARMV81MML"/>
<accept Dcore="Cortex-M52"/>
<accept Dcore="Cortex-M55"/>
<accept Dcore="Cortex-M85"/>
</condition>
<condition id="ARMv81-MML Device without FPU/MVE">
<description>Armv8.1-M main line architecture based device without FPU/MVE</description>
<require condition="ARMv81-MML Device"/>
<require Dfpu="NO_FPU"/>
<require Dmve="NO_MVE"/>
</condition>
<condition id="ARMv81-MML Device with FPU/MVE">
<description>Armv8.1-M main line architecture based device with FPU/MVE</description>
<require condition="ARMv81-MML Device"/>
<accept Dfpu="SP_FPU"/>
<accept Dfpu="DP_FPU"/>
<accept Dmve="MVE"/>
<accept Dmve="FP_MVE"/>
</condition>
<condition id="ARMv8-M Device">
<description>Armv8-M architecture based device</description>
<accept condition="ARMv8-MBL Device"/>
<accept condition="ARMv8-MML Device"/>
<accept condition="ARMv81-MML Device"/>
</condition>
<condition id="ARMv8-M Device without TrustZone">
<description>Armv8-M architecture based device without TrustZone</description>
<require condition="ARMv8-M Device"/>
<require condition="No TrustZone"/>
</condition>
<condition id="ARMv8-M Device with TZ Disabled">
<description>Armv8-M architecture based device with TrustZone (Disabled)</description>
<require condition="ARMv8-M Device"/>
<require condition="TZ Disabled"/>
</condition>
<condition id="ARMv8-M Device with TZ Secure">
<description>Armv8-M architecture based device with TrustZone (Secure)</description>
<require condition="ARMv8-M Device"/>
<require condition="TZ Secure"/>
</condition>
<condition id="ARMv8-M Device with TZ Non-secure">
<description>Armv8-M architecture based device with TrustZone (Non-secure)</description>
<require condition="ARMv8-M Device"/>
<require condition="TZ Non-secure"/>
</condition>
<condition id="ARMv7-A Device">
<description>Armv7-A architecture based device</description>
<accept Dcore="Cortex-A5"/>
<accept Dcore="Cortex-A7"/>
<accept Dcore="Cortex-A9"/>
</condition>
<!-- Supported compilers/assembly modes -->
<condition id="Compiler">
<accept Tcompiler="ARMCC" Toptions="AC6"/>
<accept Tcompiler="ARMCC" Toptions="AC6LTO"/>
<accept Tcompiler="GCC"/>
<accept Tcompiler="CLANG"/>
<accept Tcompiler="IAR"/>
</condition>
<condition id="ARMCC">
<accept Tcompiler="ARMCC" Toptions="AC6"/>
<accept Tcompiler="ARMCC" Toptions="AC6LTO"/>
</condition>
<condition id="GCC">
<require Tcompiler="GCC"/>
</condition>
<condition id="CLANG">
<require Tcompiler="CLANG"/>
</condition>
<condition id="IAR">
<require Tcompiler="IAR"/>
</condition>
<condition id="GNUASM">
<accept Tcompiler="ARMCC" Toptions="AC6"/>
<accept Tcompiler="ARMCC" Toptions="AC6LTO"/>
<accept Tcompiler="GCC"/>
<accept Tcompiler="CLANG"/>
</condition>
<condition id="IARASM">
<require Tcompiler="IAR"/>
</condition>
<!-- Compiler for architecture -->
<condition id="ARMCC ARMv6-M">
<description>Arm Compiler for Armv6-M architecture</description>
<require condition="ARMCC"/>
<require condition="ARMv6-M Device"/>
</condition>
<condition id="GCC ARMv6-M">
<description>GCC Compiler for Armv6-M architecture</description>
<require condition="GCC"/>
<require condition="ARMv6-M Device"/>
</condition>
<condition id="CLANG ARMv6-M">
<description>CLANG Compiler for Armv6-M architecture</description>
<require condition="CLANG"/>
<require condition="ARMv6-M Device"/>
</condition>
<condition id="IAR ARMv6-M">
<description>IAR Compiler for Armv6-M architecture</description>
<require condition="IAR"/>
<require condition="ARMv6-M Device"/>
</condition>
<condition id="ARMCC ARMv7-M NOFP">
<description>Arm Compiler for Armv7-M architecture without FPU</description>
<require condition="ARMCC"/>
<require condition="ARMv7-M Device without FPU"/>
</condition>
<condition id="GCC ARMv7-M NOFP">
<description>GCC Compiler for Armv7-M architecture without FPU</description>
<require condition="GCC"/>
<require condition="ARMv7-M Device without FPU"/>
</condition>
<condition id="CLANG ARMv7-M NOFP">
<description>CLANG Compiler for Armv7-M architecture without FPU</description>
<require condition="CLANG"/>
<require condition="ARMv7-M Device without FPU"/>
</condition>
<condition id="IAR ARMv7-M NOFP">
<description>IAR Compiler for Armv7-M architecture without FPU</description>
<require condition="IAR"/>
<require condition="ARMv7-M Device without FPU"/>
</condition>
<condition id="ARMCC ARMv7-M FP">
<description>Arm Compiler for Armv7-M architecture with FPU</description>
<require condition="ARMCC"/>
<require condition="ARMv7-M Device with FPU"/>
</condition>
<condition id="GCC ARMv7-M FP">
<description>GCC Compiler for Armv7-M architecture with FPU</description>
<require condition="GCC"/>
<require condition="ARMv7-M Device with FPU"/>
</condition>
<condition id="CLANG ARMv7-M FP">
<description>CLANG Compiler for Armv7-M architecture with FPU</description>
<require condition="CLANG"/>
<require condition="ARMv7-M Device with FPU"/>
</condition>
<condition id="IAR ARMv7-M FP">
<description>IAR Compiler for Armv7-M architecture with FPU</description>
<require condition="IAR"/>
<require condition="ARMv7-M Device with FPU"/>
</condition>
<condition id="ARMCC ARMv8-MBL">
<description>Arm Compiler for Armv8-M base line architecture</description>
<require condition="ARMCC"/>
<require condition="ARMv8-MBL Device"/>
</condition>
<condition id="GCC ARMv8-MBL">
<description>GCC Compiler for Armv8-M base line architecture</description>
<require condition="GCC"/>
<require condition="ARMv8-MBL Device"/>
</condition>
<condition id="CLANG ARMv8-MBL">
<description>CLANG Compiler for Armv8-M base line architecture</description>
<require condition="CLANG"/>
<require condition="ARMv8-MBL Device"/>
</condition>
<condition id="IAR ARMv8-MBL">
<description>IAR Compiler for Armv8-M base line architecture</description>
<require condition="IAR"/>
<require condition="ARMv8-MBL Device"/>
</condition>
<condition id="ARMCC ARMv8-MML NOFP">
<description>Arm Compiler for Armv8-M main line architecture without FPU/MVE</description>
<require condition="ARMCC"/>
<accept condition="ARMv8-MML Device without FPU/MVE"/>
<accept condition="ARMv81-MML Device without FPU/MVE"/>
</condition>
<condition id="GCC ARMv8-MML NOFP">
<description>GCC Compiler for Armv8-M main line architecture without FPU/MVE</description>
<require condition="GCC"/>
<accept condition="ARMv8-MML Device without FPU/MVE"/>
<accept condition="ARMv81-MML Device without FPU/MVE"/>
</condition>
<condition id="CLANG ARMv8-MML NOFP">
<description>CLANG Compiler for Armv8-M main line architecture without FPU/MVE</description>
<require condition="CLANG"/>
<accept condition="ARMv8-MML Device without FPU/MVE"/>
<accept condition="ARMv81-MML Device without FPU/MVE"/>
</condition>
<condition id="IAR ARMv8-MML NOFP">
<description>IAR Compiler for Armv8-M main line architecture without FPU/MVE</description>
<require condition="IAR"/>
<require condition="ARMv8-MML Device without FPU/MVE"/>
</condition>
<condition id="IAR ARMv81-MML NOFP">
<description>IAR Compiler for Armv8.1-M main line architecture without FPU/MVE</description>
<require condition="IAR"/>
<require condition="ARMv81-MML Device without FPU/MVE"/>
</condition>
<condition id="ARMCC ARMv8-MML FP">
<description>Arm Compiler for Armv8-M main line architecture with FPU/MVE</description>
<require condition="ARMCC"/>
<accept condition="ARMv8-MML Device with FPU/MVE"/>
<accept condition="ARMv81-MML Device with FPU/MVE"/>
</condition>
<condition id="GCC ARMv8-MML FP">
<description>GCC Compiler for Armv8-M main line architecture with FPU/MVE</description>
<require condition="GCC"/>
<accept condition="ARMv8-MML Device with FPU/MVE"/>
<accept condition="ARMv81-MML Device with FPU/MVE"/>
</condition>
<condition id="CLANG ARMv8-MML FP">
<description>CLANG Compiler for Armv8-M main line architecture with FPU/MVE</description>
<require condition="CLANG"/>
<accept condition="ARMv8-MML Device with FPU/MVE"/>
<accept condition="ARMv81-MML Device with FPU/MVE"/>
</condition>
<condition id="IAR ARMv8-MML FP">
<description>IAR Compiler for Armv8-M main line architecture with FPU/MVE</description>
<require condition="IAR"/>
<require condition="ARMv8-MML Device with FPU/MVE"/>
</condition>
<condition id="IAR ARMv81-MML FP">
<description>IAR Compiler for Armv8.1-M main line architecture with FPU/MVE</description>
<require condition="IAR"/>
<require condition="ARMv81-MML Device with FPU/MVE"/>
</condition>
<condition id="ARMCC ARMv7-A">
<description>Arm Compiler for Armv7-A architecture</description>
<require condition="ARMCC"/>
<require condition="ARMv7-A Device"/>
</condition>
<condition id="GCC ARMv7-A">
<description>GCC Compiler for Armv7-A architecture</description>
<require condition="GCC"/>
<require condition="ARMv7-A Device"/>
</condition>
<condition id="IAR ARMv7-A">
<description>IAR Compiler for Armv7-A architecture</description>
<require condition="IAR"/>
<require condition="ARMv7-A Device"/>
</condition>
<!-- Assembly for architecture -->
<condition id="GNUASM ARMv6-M">
<description>GNU Assembler for Armv6-M architecture</description>
<require condition="GNUASM"/>
<require condition="ARMv6-M Device"/>
</condition>
<condition id="IARASM ARMv6-M">
<description>IAR Assembler for Armv6-M architecture</description>
<require condition="IARASM"/>
<require condition="ARMv6-M Device"/>
</condition>
<condition id="GNUASM ARMv7-M">
<description>GNU Assembler for Armv7-M architecture</description>
<require condition="GNUASM"/>
<require condition="ARMv7-M Device"/>
</condition>
<condition id="IARASM ARMv7-M">
<description>IAR Assembler for Armv7-M architecture</description>
<require condition="IARASM"/>
<require condition="ARMv7-M Device"/>
</condition>
<condition id="GNUASM ARMv8-MBL">
<description>GNU Assembler for Armv8-M base line architecture</description>
<require condition="GNUASM"/>
<require condition="ARMv8-MBL Device"/>
</condition>
<condition id="IARASM ARMv8-MBL">
<description>IAR Assembler for Armv8-M base line architecture</description>
<require condition="IARASM"/>
<require condition="ARMv8-MBL Device"/>
</condition>
<condition id="GNUASM ARMv8-MML">
<description>GNU Assembler for Armv8-M/Armv8.1-M main line architecture</description>
<require condition="GNUASM"/>
<accept condition="ARMv8-MML Device"/>
<accept condition="ARMv81-MML Device"/>
</condition>
<condition id="IARASM ARMv8-MML">
<description>IAR Assembler for Armv8-M/Armv8.1-M main line architecture</description>
<require condition="IARASM"/>
<accept condition="ARMv8-MML Device"/>
<accept condition="ARMv81-MML Device"/>
</condition>
<condition id="GNUASM ARMv7-A">
<description>GNU Assembler for Armv7-A architecture</description>
<require condition="GNUASM"/>
<require condition="ARMv7-A Device"/>
</condition>
<condition id="IARASM ARMv7-A">
<description>IAR Assembler for Armv7-A architecture</description>
<require condition="IARASM"/>
<require condition="ARMv7-A Device"/>
</condition>
<!-- Component dependencies -->
<condition id="RTX5">
<description>Components required for RTX5</description>
<accept condition="ARMv6-M Device"/>
<accept condition="ARMv7-M Device"/>
<accept condition="ARMv8-M Device without TrustZone"/>
<accept condition="ARMv8-M Device with TZ Disabled"/>
<accept condition="ARMv8-M Device with TZ Secure"/>
<accept condition="ARMv7-A Device"/>
<require condition="Compiler"/>
<require Cclass="CMSIS" Cgroup="CORE"/>
<require Cclass="CMSIS" Cgroup="OS Tick"/>
</condition>
<condition id="RTX5 NS">
<description>Components required for RTX5 in Non-secure domain</description>
<require condition="ARMv8-M Device with TZ Non-secure"/>
<require condition="Compiler"/>
<require Cclass="CMSIS" Cgroup="CORE"/>
<require Cclass="CMSIS" Cgroup="OS Tick"/>
</condition>
</conditions>
<components>
<component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Library" Cversion="5.9.0" Capiversion="2.3.0" condition="RTX5">
<description>CMSIS-RTOS2 RTX5 for Cortex-M, SC000, SC300 and Armv7-A (Library)</description>
<RTE_Components_h>
<!-- the following content goes into file 'RTE_Components.h' -->
#define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
#define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
</RTE_Components_h>
<files>
<!-- RTX documentation -->
<file category="doc" name="Documentation/index.html"/>
<!-- RTX system view description -->
<file category="other" name="RTX5.scvd"/>
<!-- RTX header files -->
<file category="header" name="Include/rtx_os.h"/>
<!-- RTX configuration -->
<file category="header" name="Config/RTX_Config.h" attr="config" version="5.6.0"/>
<file category="source" name="Config/RTX_Config.c" attr="config" version="5.2.0"/>
<file category="source" name="Config/handlers.c" attr="config" version="5.1.0" condition="ARMv7-A Device"/>
<!-- RTX templates -->
<file category="source" name="Template/main.c" attr="template" version="2.1.0" select="RTX 'main' function"/>
<file category="source" name="Template/Events.c" attr="template" version="2.0.0" select="RTX Events"/>
<file category="source" name="Template/MemPool.c" attr="template" version="2.0.0" select="RTX Memory Pool"/>
<file category="source" name="Template/MsgQueue.c" attr="template" version="2.0.0" select="RTX Message Queue"/>
<file category="source" name="Template/Mutex.c" attr="template" version="2.0.0" select="RTX Mutex"/>
<file category="source" name="Template/Semaphore.c" attr="template" version="2.0.0" select="RTX Semaphore"/>
<file category="source" name="Template/Thread.c" attr="template" version="2.0.0" select="RTX Thread"/>
<file category="source" name="Template/Timer.c" attr="template" version="2.0.1" select="RTX Timer"/>
<file category="source" name="Template/svc_user.c" attr="template" version="1.0.0" select="RTX SVC User Table"/>
<!-- RTX sources (library configuration) -->
<file category="source" name="Source/rtx_lib.c"/>
<!-- RTX libraries (ARMCC) -->
<file category="library" name="Library/ARM/RTX_V6M.lib" src="Source" condition="ARMCC ARMv6-M"/>
<file category="library" name="Library/ARM/RTX_V7M.lib" src="Source" condition="ARMCC ARMv7-M NOFP"/>
<file category="library" name="Library/ARM/RTX_V7MF.lib" src="Source" condition="ARMCC ARMv7-M FP"/>
<file category="library" name="Library/ARM/RTX_V8MB.lib" src="Source" condition="ARMCC ARMv8-MBL"/>
<file category="library" name="Library/ARM/RTX_V8MM.lib" src="Source" condition="ARMCC ARMv8-MML NOFP"/>
<file category="library" name="Library/ARM/RTX_V8MMF.lib" src="Source" condition="ARMCC ARMv8-MML FP"/>
<file category="library" name="Library/ARM/RTX_V7A.lib" src="Source" condition="ARMCC ARMv7-A"/>
<!-- RTX libraries (GCC) -->
<file category="library" name="Library/GCC/libRTX_V6M.a" src="Source" condition="GCC ARMv6-M"/>
<file category="library" name="Library/GCC/libRTX_V7M.a" src="Source" condition="GCC ARMv7-M NOFP"/>
<file category="library" name="Library/GCC/libRTX_V7MF.a" src="Source" condition="GCC ARMv7-M FP"/>
<file category="library" name="Library/GCC/libRTX_V8MB.a" src="Source" condition="GCC ARMv8-MBL"/>
<file category="library" name="Library/GCC/libRTX_V8MM.a" src="Source" condition="GCC ARMv8-MML NOFP"/>
<file category="library" name="Library/GCC/libRTX_V8MMF.a" src="Source" condition="GCC ARMv8-MML FP"/>
<file category="library" name="Library/GCC/libRTX_V7A.a" src="Source" condition="GCC ARMv7-A"/>
<!-- RTX libraries (CLANG) -->
<file category="library" name="Library/CLANG/libRTX_V6M.a" src="Source" condition="CLANG ARMv6-M"/>
<file category="library" name="Library/CLANG/libRTX_V7M.a" src="Source" condition="CLANG ARMv7-M NOFP"/>
<file category="library" name="Library/CLANG/libRTX_V7MF.a" src="Source" condition="CLANG ARMv7-M FP"/>
<file category="library" name="Library/CLANG/libRTX_V8MB.a" src="Source" condition="CLANG ARMv8-MBL"/>
<file category="library" name="Library/CLANG/libRTX_V8MM.a" src="Source" condition="CLANG ARMv8-MML NOFP"/>
<file category="library" name="Library/CLANG/libRTX_V8MMF.a" src="Source" condition="CLANG ARMv8-MML FP"/>
<!-- RTX libraries (IAR) -->
<file category="library" name="Library/IAR/RTX_V6M.a" src="Source" condition="IAR ARMv6-M"/>
<file category="library" name="Library/IAR/RTX_V7M.a" src="Source" condition="IAR ARMv7-M NOFP"/>
<file category="library" name="Library/IAR/RTX_V7MF.a" src="Source" condition="IAR ARMv7-M FP"/>
<file category="library" name="Library/IAR/RTX_V8MB.a" src="Source" condition="IAR ARMv8-MBL"/>
<file category="library" name="Library/IAR/RTX_V8MM.a" src="Source" condition="IAR ARMv8-MML NOFP"/>
<file category="library" name="Library/IAR/RTX_V8MMF.a" src="Source" condition="IAR ARMv8-MML FP"/>
<file category="library" name="Library/IAR/RTX_V81MM.a" src="Source" condition="IAR ARMv81-MML NOFP"/>
<file category="library" name="Library/IAR/RTX_V81MMF.a" src="Source" condition="IAR ARMv81-MML FP"/>
<file category="library" name="Library/IAR/RTX_V7A.a" src="Source" condition="IAR ARMv7-A"/>
</files>
</component>
<component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Library" Cversion="5.9.0" Capiversion="2.3.0" condition="RTX5 NS">
<description>CMSIS-RTOS2 RTX5 for Armv8-M/Armv8.1-M Non-secure domain (Library)</description>
<RTE_Components_h>
<!-- the following content goes into file 'RTE_Components.h' -->
#define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
#define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
#define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS /* CMSIS-RTOS2 Keil RTX5 Armv8-M Non-secure domain */
</RTE_Components_h>
<files>
<!-- RTX documentation -->
<file category="doc" name="Documentation/index.html"/>
<!-- RTX system view description -->
<file category="other" name="RTX5.scvd"/>
<!-- RTX header files -->
<file category="header" name="Include/rtx_os.h"/>
<!-- RTX configuration -->
<file category="header" name="Config/RTX_Config.h" attr="config" version="5.6.0"/>
<file category="source" name="Config/RTX_Config.c" attr="config" version="5.2.0"/>
<!-- RTX templates -->
<file category="source" name="Template/main.c" attr="template" version="2.1.0" select="RTX 'main' function"/>
<file category="source" name="Template/Events.c" attr="template" version="2.0.0" select="RTX Events"/>
<file category="source" name="Template/MemPool.c" attr="template" version="2.0.0" select="RTX Memory Pool"/>
<file category="source" name="Template/MsgQueue.c" attr="template" version="2.0.0" select="RTX Message Queue"/>
<file category="source" name="Template/Mutex.c" attr="template" version="2.0.0" select="RTX Mutex"/>
<file category="source" name="Template/Semaphore.c" attr="template" version="2.0.0" select="RTX Semaphore"/>
<file category="source" name="Template/Thread.c" attr="template" version="2.0.0" select="RTX Thread"/>
<file category="source" name="Template/Timer.c" attr="template" version="2.0.1" select="RTX Timer"/>
<file category="source" name="Template/svc_user.c" attr="template" version="1.0.0" select="RTX SVC User Table"/>
<!-- RTX sources (library configuration) -->
<file category="source" name="Source/rtx_lib.c"/>
<!-- RTX libraries (ARMCC) -->
<file category="library" name="Library/ARM/RTX_V8MBN.lib" src="Source" condition="ARMCC ARMv8-MBL"/>
<file category="library" name="Library/ARM/RTX_V8MMN.lib" src="Source" condition="ARMCC ARMv8-MML NOFP"/>
<file category="library" name="Library/ARM/RTX_V8MMFN.lib" src="Source" condition="ARMCC ARMv8-MML FP"/>
<!-- RTX libraries (GCC) -->
<file category="library" name="Library/GCC/libRTX_V8MBN.a" src="Source" condition="GCC ARMv8-MBL"/>
<file category="library" name="Library/GCC/libRTX_V8MMN.a" src="Source" condition="GCC ARMv8-MML NOFP"/>
<file category="library" name="Library/GCC/libRTX_V8MMFN.a" src="Source" condition="GCC ARMv8-MML FP"/>
<!-- RTX libraries (CLANG) -->
<file category="library" name="Library/CLANG/libRTX_V8MBN.a" src="Source" condition="CLANG ARMv8-MBL"/>
<file category="library" name="Library/CLANG/libRTX_V8MMN.a" src="Source" condition="CLANG ARMv8-MML NOFP"/>
<file category="library" name="Library/CLANG/libRTX_V8MMFN.a" src="Source" condition="CLANG ARMv8-MML FP"/>
<!-- RTX libraries (IAR) -->
<file category="library" name="Library/IAR/RTX_V8MBN.a" src="Source" condition="IAR ARMv8-MBL"/>
<file category="library" name="Library/IAR/RTX_V8MMN.a" src="Source" condition="IAR ARMv8-MML NOFP"/>
<file category="library" name="Library/IAR/RTX_V8MMFN.a" src="Source" condition="IAR ARMv8-MML FP"/>
<file category="library" name="Library/IAR/RTX_V81MMN.a" src="Source" condition="IAR ARMv81-MML NOFP"/>
<file category="library" name="Library/IAR/RTX_V81MMFN.a" src="Source" condition="IAR ARMv81-MML FP"/>
</files>
</component>
<component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Source" Cversion="5.9.0" Capiversion="2.3.0" condition="RTX5">
<description>CMSIS-RTOS2 RTX5 for Cortex-M, SC000, SC300 and Armv7-A (Source)</description>
<RTE_Components_h>
<!-- the following content goes into file 'RTE_Components.h' -->
#define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
#define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
#define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */
</RTE_Components_h>
<files>
<!-- RTX documentation -->
<file category="doc" name="Documentation/index.html"/>
<!-- RTX system view description -->
<file category="other" name="RTX5.scvd"/>
<!-- RTX header files -->
<file category="header" name="Include/rtx_os.h"/>
<!-- RTX configuration -->
<file category="header" name="Config/RTX_Config.h" attr="config" version="5.6.0"/>
<file category="source" name="Config/RTX_Config.c" attr="config" version="5.2.0"/>
<file category="source" name="Config/handlers.c" attr="config" version="5.1.0" condition="ARMv7-A Device"/>
<!-- RTX templates -->
<file category="source" name="Template/main.c" attr="template" version="2.1.0" select="RTX 'main' function"/>
<file category="source" name="Template/Events.c" attr="template" version="2.0.0" select="RTX Events"/>
<file category="source" name="Template/MemPool.c" attr="template" version="2.0.0" select="RTX Memory Pool"/>
<file category="source" name="Template/MsgQueue.c" attr="template" version="2.0.0" select="RTX Message Queue"/>
<file category="source" name="Template/Mutex.c" attr="template" version="2.0.0" select="RTX Mutex"/>
<file category="source" name="Template/Semaphore.c" attr="template" version="2.0.0" select="RTX Semaphore"/>
<file category="source" name="Template/Thread.c" attr="template" version="2.0.0" select="RTX Thread"/>
<file category="source" name="Template/Timer.c" attr="template" version="2.0.1" select="RTX Timer"/>
<file category="source" name="Template/svc_user.c" attr="template" version="1.0.0" select="RTX SVC User Table"/>
<!-- RTX sources (core) -->
<file category="source" name="Source/rtx_kernel.c"/>
<file category="source" name="Source/rtx_thread.c"/>
<file category="source" name="Source/rtx_delay.c"/>
<file category="source" name="Source/rtx_timer.c"/>
<file category="source" name="Source/rtx_evflags.c"/>
<file category="source" name="Source/rtx_mutex.c"/>
<file category="source" name="Source/rtx_semaphore.c"/>
<file category="source" name="Source/rtx_memory.c"/>
<file category="source" name="Source/rtx_mempool.c"/>
<file category="source" name="Source/rtx_msgqueue.c"/>
<file category="source" name="Source/rtx_system.c"/>
<file category="source" name="Source/rtx_evr.c"/>
<!-- RTX sources (library configuration) -->
<file category="source" name="Source/rtx_lib.c"/>
<!-- RTX sources (handlers GAS) -->
<file category="source" name="Source/GCC/irq_armv6m.S" condition="GNUASM ARMv6-M"/>
<file category="source" name="Source/GCC/irq_armv7m.S" condition="GNUASM ARMv7-M"/>
<file category="source" name="Source/GCC/irq_armv8mbl.S" condition="GNUASM ARMv8-MBL"/>
<file category="source" name="Source/GCC/irq_armv8mml.S" condition="GNUASM ARMv8-MML"/>
<file category="source" name="Source/GCC/irq_armv7a.S" condition="GNUASM ARMv7-A"/>
<!-- RTX sources (handlers IAR) -->
<file category="source" name="Source/IAR/irq_armv6m.s" condition="IARASM ARMv6-M"/>
<file category="source" name="Source/IAR/irq_armv7m.s" condition="IARASM ARMv7-M"/>
<file category="source" name="Source/IAR/irq_armv8mbl.s" condition="IARASM ARMv8-MBL"/>
<file category="source" name="Source/IAR/irq_armv8mml.s" condition="IARASM ARMv8-MML"/>
<file category="source" name="Source/IAR/irq_armv7a.s" condition="IARASM ARMv7-A"/>
</files>
</component>
<component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Source" Cversion="5.9.0" Capiversion="2.3.0" condition="RTX5 NS">
<description>CMSIS-RTOS2 RTX5 for Armv8-M/Armv8.1-M Non-secure domain (Source)</description>
<RTE_Components_h>
<!-- the following content goes into file 'RTE_Components.h' -->
#define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
#define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
#define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */
#define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS /* CMSIS-RTOS2 Keil RTX5 Armv8-M Non-secure domain */
</RTE_Components_h>
<files>
<!-- RTX documentation -->
<file category="doc" name="Documentation/index.html"/>
<!-- RTX system view description -->
<file category="other" name="RTX5.scvd"/>
<!-- RTX header files -->
<file category="header" name="Include/rtx_os.h"/>
<!-- RTX configuration -->
<file category="header" name="Config/RTX_Config.h" attr="config" version="5.6.0"/>
<file category="source" name="Config/RTX_Config.c" attr="config" version="5.2.0"/>
<!-- RTX templates -->
<file category="source" name="Template/main.c" attr="template" version="2.1.0" select="RTX 'main' function"/>
<file category="source" name="Template/Events.c" attr="template" version="2.0.0" select="RTX Events"/>
<file category="source" name="Template/MemPool.c" attr="template" version="2.0.0" select="RTX Memory Pool"/>
<file category="source" name="Template/MsgQueue.c" attr="template" version="2.0.0" select="RTX Message Queue"/>
<file category="source" name="Template/Mutex.c" attr="template" version="2.0.0" select="RTX Mutex"/>
<file category="source" name="Template/Semaphore.c" attr="template" version="2.0.0" select="RTX Semaphore"/>
<file category="source" name="Template/Thread.c" attr="template" version="2.0.0" select="RTX Thread"/>
<file category="source" name="Template/Timer.c" attr="template" version="2.0.1" select="RTX Timer"/>
<file category="source" name="Template/svc_user.c" attr="template" version="1.0.0" select="RTX SVC User Table"/>
<!-- RTX sources (core) -->
<file category="source" name="Source/rtx_kernel.c"/>
<file category="source" name="Source/rtx_thread.c"/>
<file category="source" name="Source/rtx_delay.c"/>
<file category="source" name="Source/rtx_timer.c"/>
<file category="source" name="Source/rtx_evflags.c"/>
<file category="source" name="Source/rtx_mutex.c"/>
<file category="source" name="Source/rtx_semaphore.c"/>
<file category="source" name="Source/rtx_memory.c"/>
<file category="source" name="Source/rtx_mempool.c"/>
<file category="source" name="Source/rtx_msgqueue.c"/>
<file category="source" name="Source/rtx_system.c"/>
<file category="source" name="Source/rtx_evr.c"/>
<!-- RTX sources (library configuration) -->
<file category="source" name="Source/rtx_lib.c"/>
<!-- RTX sources (handlers GAS) -->
<file category="source" name="Source/GCC/irq_armv8mbl.S" condition="GNUASM ARMv8-MBL"/>
<file category="source" name="Source/GCC/irq_armv8mml.S" condition="GNUASM ARMv8-MML"/>
<!-- RTX sources (handlers IAR) -->
<file category="source" name="Source/IAR/irq_armv8mbl.s" condition="IARASM ARMv8-MBL"/>
<file category="source" name="Source/IAR/irq_armv8mml.s" condition="IARASM ARMv8-MML"/>
</files>
</component>
</components>
<examples>
<example name="CMSIS-RTOS2 Blinky" doc="Abstract.txt" folder="Examples/Blinky">
<description>CMSIS-RTOS2 Blinky example</description>
<board name="uVision Simulator" vendor="Keil"/>
<project>
<environment name="uv" load="Blinky.uvprojx"/>
</project>
<attributes>
<component Cclass="CMSIS" Cgroup="CORE"/>
<component Cclass="CMSIS" Cgroup="RTOS2"/>
<category>Getting Started</category>
</attributes>
</example>
<example name="CMSIS-RTOS2 RTX5 Memory Pool" doc="Abstract.txt" folder="Examples/MemPool">
<description>CMSIS-RTOS2 Memory Pool Example</description>
<board name="uVision Simulator" vendor="Keil"/>
<project>
<environment name="uv" load="MemPool.uvprojx"/>
</project>
<attributes>
<component Cclass="CMSIS" Cgroup="CORE"/>
<component Cclass="CMSIS" Cgroup="RTOS2"/>
<category>Getting Started</category>
</attributes>
</example>
<example name="CMSIS-RTOS2 RTX5 Message Queue" doc="Abstract.txt" folder="Examples/MsgQueue">
<description>CMSIS-RTOS2 Message Queue Example</description>
<board name="uVision Simulator" vendor="Keil"/>
<project>
<environment name="uv" load="MsgQueue.uvprojx"/>
</project>
<attributes>
<component Cclass="CMSIS" Cgroup="CORE"/>
<component Cclass="CMSIS" Cgroup="RTOS2"/>
<category>Getting Started</category>
</attributes>
</example>
<example name="TrustZone for ARMv8-M No RTOS" doc="Abstract.txt" folder="Examples/TrustZoneV8M/NoRTOS">
<description>Bare-metal secure/non-secure example without RTOS</description>
<board name="uVision Simulator" vendor="Keil"/>
<project>
<environment name="uv" load="NoRTOS.uvmpw"/>
</project>
<attributes>
<component Cclass="CMSIS" Cgroup="CORE"/>
<component Cclass="CMSIS" Cgroup="RTOS2"/>
<category>Getting Started</category>
</attributes>
</example>
<example name="TrustZone for ARMv8-M RTOS" doc="Abstract.txt" folder="Examples/TrustZoneV8M/RTOS">
<description>Secure/non-secure RTOS example with thread context management</description>
<board name="uVision Simulator" vendor="Keil"/>
<project>
<environment name="uv" load="RTOS.uvmpw"/>
</project>
<attributes>
<component Cclass="CMSIS" Cgroup="CORE"/>
<component Cclass="CMSIS" Cgroup="RTOS2"/>
<category>Getting Started</category>
</attributes>
</example>
<example name="TrustZone for ARMv8-M RTOS Security Tests" doc="Abstract.txt" folder="Examples/TrustZoneV8M/RTOS_Faults">
<description>Secure/non-secure RTOS example with security test cases and system recovery</description>
<board name="uVision Simulator" vendor="Keil"/>
<project>
<environment name="uv" load="RTOS_Faults.uvmpw"/>
</project>
<attributes>
<component Cclass="CMSIS" Cgroup="CORE"/>
<component Cclass="CMSIS" Cgroup="RTOS2"/>
<category>Getting Started</category>
</attributes>
</example>
</examples>
</package>